xtensa: Cleanup linker script using new linker script macros.
[linux-block.git] / arch / xtensa / kernel / vmlinux.lds.S
CommitLineData
5a0015d6
CZ
1/*
2 * arch/xtensa/kernel/vmlinux.lds.S
3 *
4 * Xtensa linker script
5 *
6 * This file is subject to the terms and conditions of the GNU General Public
7 * License. See the file "COPYING" in the main directory of this archive
8 * for more details.
9 *
10 * Copyright (C) 2001 - 2005 Tensilica Inc.
11 *
12 * Chris Zankel <chris@zankel.net>
13 * Marc Gauthier <marc@tensilica.com, marc@alumni.uwaterloo.ca>
14 * Joe Taylor <joe@tensilica.com, joetylr@yahoo.com>
15 */
16
17#include <asm-generic/vmlinux.lds.h>
cd3db323
TA
18#include <asm/page.h>
19#include <asm/thread_info.h>
5a0015d6 20
367b8112 21#include <variant/core.h>
6770fa02 22#include <platform/hardware.h>
5a0015d6
CZ
23OUTPUT_ARCH(xtensa)
24ENTRY(_start)
25
173d6681 26#ifdef __XTENSA_EB__
5a0015d6
CZ
27jiffies = jiffies_64 + 4;
28#else
29jiffies = jiffies_64;
30#endif
31
6770fa02 32#ifndef KERNELOFFSET
173d6681 33#define KERNELOFFSET 0xd0001000
6770fa02 34#endif
5a0015d6
CZ
35
36/* Note: In the following macros, it would be nice to specify only the
37 vector name and section kind and construct "sym" and "section" using
38 CPP concatenation, but that does not work reliably. Concatenating a
39 string with "." produces an invalid token. CPP will not print a
40 warning because it thinks this is an assembly file, but it leaves
41 them as multiple tokens and there may or may not be whitespace
42 between them. */
43
44/* Macro for a relocation entry */
45
46#define RELOCATE_ENTRY(sym, section) \
47 LONG(sym ## _start); \
48 LONG(sym ## _end); \
49 LONG(LOADADDR(section))
50
51/* Macro to define a section for a vector.
52 *
53 * Use of the MIN function catches the types of errors illustrated in
54 * the following example:
55 *
56 * Assume the section .DoubleExceptionVector.literal is completely
57 * full. Then a programmer adds code to .DoubleExceptionVector.text
58 * that produces another literal. The final literal position will
59 * overlay onto the first word of the adjacent code section
60 * .DoubleExceptionVector.text. (In practice, the literals will
61 * overwrite the code, and the first few instructions will be
62 * garbage.)
63 */
64
65#define SECTION_VECTOR(sym, section, addr, max_prevsec_size, prevsec) \
66 section addr : AT((MIN(LOADADDR(prevsec) + max_prevsec_size, \
67 LOADADDR(prevsec) + SIZEOF(prevsec)) + 3) & ~ 3) \
68 { \
69 . = ALIGN(4); \
70 sym ## _start = ABSOLUTE(.); \
71 *(section) \
72 sym ## _end = ABSOLUTE(.); \
73 }
74
75/*
76 * Mapping of input sections to output sections when linking.
77 */
78
79SECTIONS
80{
173d6681 81 . = KERNELOFFSET;
5a0015d6
CZ
82 /* .text section */
83
84 _text = .;
85 _stext = .;
86 _ftext = .;
87
88 .text :
89 {
0ebdcb4d
TA
90 /* The HEAD_TEXT section must be the first section! */
91 HEAD_TEXT
78f3cdfa 92 TEXT_TEXT
5a0015d6 93 VMLINUX_SYMBOL(__sched_text_start) = .;
813e6783 94 *(.sched.literal .sched.text)
5a0015d6
CZ
95 VMLINUX_SYMBOL(__sched_text_end) = .;
96 VMLINUX_SYMBOL(__lock_text_start) = .;
813e6783 97 *(.spinlock.literal .spinlock.text)
5a0015d6
CZ
98 VMLINUX_SYMBOL(__lock_text_end) = .;
99
100 }
101 _etext = .;
de4f6e5b 102 PROVIDE (etext = .);
5a0015d6
CZ
103
104 . = ALIGN(16);
105
106 RODATA
107
108 /* Relocation table */
109
5a0015d6
CZ
110 .fixup : { *(.fixup) }
111
cd3db323 112 EXCEPTION_TABLE(16)
5a0015d6
CZ
113 /* Data section */
114
5a0015d6 115 _fdata = .;
cd3db323 116 RW_DATA_SECTION(XCHAL_ICACHE_LINESIZE, PAGE_SIZE, THREAD_SIZE)
5a0015d6
CZ
117 _edata = .;
118
5a0015d6
CZ
119 /* Initialization code and data: */
120
cd3db323 121 . = ALIGN(PAGE_SIZE);
5a0015d6 122 __init_begin = .;
cd3db323 123 INIT_TEXT_SECTION(PAGE_SIZE)
5a0015d6
CZ
124
125 .init.data :
126 {
01ba2bdc 127 INIT_DATA
5a0015d6
CZ
128 . = ALIGN(0x4);
129 __tagtable_begin = .;
130 *(.taglist)
131 __tagtable_end = .;
de4f6e5b
CZ
132
133 . = ALIGN(16);
134 __boot_reloc_table_start = ABSOLUTE(.);
135
136 RELOCATE_ENTRY(_WindowVectors_text,
137 .WindowVectors.text);
138 RELOCATE_ENTRY(_KernelExceptionVector_text,
139 .KernelExceptionVector.text);
140 RELOCATE_ENTRY(_UserExceptionVector_text,
141 .UserExceptionVector.text);
142 RELOCATE_ENTRY(_DoubleExceptionVector_literal,
143 .DoubleExceptionVector.literal);
144 RELOCATE_ENTRY(_DoubleExceptionVector_text,
145 .DoubleExceptionVector.text);
6d15d109
MG
146 RELOCATE_ENTRY(_DebugInterruptVector_text,
147 .DebugInterruptVector.text);
de4f6e5b
CZ
148
149 __boot_reloc_table_end = ABSOLUTE(.) ;
5a0015d6 150
cd3db323
TA
151 INIT_SETUP(XCHAL_ICACHE_LINESIZE)
152 INIT_CALLS
153 CON_INITCALL
154 SECURITY_INITCALL
155 INIT_RAM_FS
5a0015d6 156 }
de4f6e5b 157
cd3db323 158 PERCPU(PAGE_SIZE)
de4f6e5b 159
5a0015d6
CZ
160 /* We need this dummy segment here */
161
162 . = ALIGN(4);
163 .dummy : { LONG(0) }
164
165 /* The vectors are relocated to the real position at startup time */
166
167 SECTION_VECTOR (_WindowVectors_text,
168 .WindowVectors.text,
169 XCHAL_WINDOW_VECTORS_VADDR, 4,
170 .dummy)
171 SECTION_VECTOR (_DebugInterruptVector_literal,
172 .DebugInterruptVector.literal,
173d6681 173 XCHAL_DEBUG_VECTOR_VADDR - 4,
5a0015d6
CZ
174 SIZEOF(.WindowVectors.text),
175 .WindowVectors.text)
176 SECTION_VECTOR (_DebugInterruptVector_text,
177 .DebugInterruptVector.text,
173d6681 178 XCHAL_DEBUG_VECTOR_VADDR,
5a0015d6
CZ
179 4,
180 .DebugInterruptVector.literal)
181 SECTION_VECTOR (_KernelExceptionVector_literal,
182 .KernelExceptionVector.literal,
173d6681 183 XCHAL_KERNEL_VECTOR_VADDR - 4,
5a0015d6
CZ
184 SIZEOF(.DebugInterruptVector.text),
185 .DebugInterruptVector.text)
186 SECTION_VECTOR (_KernelExceptionVector_text,
187 .KernelExceptionVector.text,
173d6681 188 XCHAL_KERNEL_VECTOR_VADDR,
5a0015d6
CZ
189 4,
190 .KernelExceptionVector.literal)
191 SECTION_VECTOR (_UserExceptionVector_literal,
192 .UserExceptionVector.literal,
173d6681 193 XCHAL_USER_VECTOR_VADDR - 4,
5a0015d6
CZ
194 SIZEOF(.KernelExceptionVector.text),
195 .KernelExceptionVector.text)
196 SECTION_VECTOR (_UserExceptionVector_text,
197 .UserExceptionVector.text,
173d6681 198 XCHAL_USER_VECTOR_VADDR,
5a0015d6
CZ
199 4,
200 .UserExceptionVector.literal)
201 SECTION_VECTOR (_DoubleExceptionVector_literal,
202 .DoubleExceptionVector.literal,
203 XCHAL_DOUBLEEXC_VECTOR_VADDR - 16,
204 SIZEOF(.UserExceptionVector.text),
205 .UserExceptionVector.text)
206 SECTION_VECTOR (_DoubleExceptionVector_text,
207 .DoubleExceptionVector.text,
208 XCHAL_DOUBLEEXC_VECTOR_VADDR,
209 32,
210 .DoubleExceptionVector.literal)
211
212 . = (LOADADDR( .DoubleExceptionVector.text ) + SIZEOF( .DoubleExceptionVector.text ) + 3) & ~ 3;
cd3db323 213 . = ALIGN(PAGE_SIZE);
5a0015d6
CZ
214
215 __init_end = .;
216
cd3db323 217 BSS_SECTION(0, 8192, 0)
de4f6e5b 218
5a0015d6
CZ
219 _end = .;
220
221 /* only used by the boot loader */
222
223 . = ALIGN(0x10);
224 .bootstrap : { *(.bootstrap.literal .bootstrap.text .bootstrap.data) }
225
226 . = ALIGN(0x1000);
227 __initrd_start = .;
228 .initrd : { *(.initrd) }
229 __initrd_end = .;
230
231 .ResetVector.text XCHAL_RESET_VECTOR_VADDR :
232 {
233 *(.ResetVector.text)
234 }
235
de4f6e5b
CZ
236 .xt.lit : { *(.xt.lit) }
237 .xt.prop : { *(.xt.prop) }
5a0015d6
CZ
238
239 .debug 0 : { *(.debug) }
240 .line 0 : { *(.line) }
241 .debug_srcinfo 0 : { *(.debug_srcinfo) }
242 .debug_sfnames 0 : { *(.debug_sfnames) }
243 .debug_aranges 0 : { *(.debug_aranges) }
244 .debug_pubnames 0 : { *(.debug_pubnames) }
245 .debug_info 0 : { *(.debug_info) }
246 .debug_abbrev 0 : { *(.debug_abbrev) }
247 .debug_line 0 : { *(.debug_line) }
248 .debug_frame 0 : { *(.debug_frame) }
249 .debug_str 0 : { *(.debug_str) }
250 .debug_loc 0 : { *(.debug_loc) }
251 .debug_macinfo 0 : { *(.debug_macinfo) }
252 .debug_weaknames 0 : { *(.debug_weaknames) }
253 .debug_funcnames 0 : { *(.debug_funcnames) }
254 .debug_typenames 0 : { *(.debug_typenames) }
255 .debug_varnames 0 : { *(.debug_varnames) }
256
257 .xt.insn 0 :
258 {
259 *(.xt.insn)
260 *(.gnu.linkonce.x*)
261 }
262
263 .xt.lit 0 :
264 {
265 *(.xt.lit)
266 *(.gnu.linkonce.p*)
267 }
023bf6f1
TH
268
269 /* Sections to be discarded */
270 DISCARDS
271 /DISCARD/ : { *(.exit.literal) }
5a0015d6 272}