projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'bkl/procfs' of git://git.kernel.org/pub/scm/linux/kernel/git/frederic...
[linux-2.6-block.git] / drivers / hwmon / it87.c
CommitLineData
1da177e4 1/*
5f2dc798
JD		 2 * it87.c - Part of lm_sensors, Linux kernel modules for hardware
3 * monitoring.
4 *
5 * The IT8705F is an LPC-based Super I/O part that contains UARTs, a
6 * parallel port, an IR port, a MIDI port, a floppy controller, etc., in
7 * addition to an Environment Controller (Enhanced Hardware Monitor and
8 * Fan Controller)
9 *
10 * This driver supports only the Environment Controller in the IT8705F and
11 * similar parts. The other devices are supported by different drivers.
12 *
13 * Supports: IT8705F Super I/O chip w/LPC interface
14 * IT8712F Super I/O chip w/LPC interface
15 * IT8716F Super I/O chip w/LPC interface
16 * IT8718F Super I/O chip w/LPC interface
17 * IT8720F Super I/O chip w/LPC interface
18 * IT8726F Super I/O chip w/LPC interface
19 * Sis950 A clone of the IT8705F
20 *
21 * Copyright (C) 2001 Chris Gauthron
22 * Copyright (C) 2005-2010 Jean Delvare <khali@linux-fr.org>
23 *
24 * This program is free software; you can redistribute it and/or modify
25 * it under the terms of the GNU General Public License as published by
26 * the Free Software Foundation; either version 2 of the License, or
27 * (at your option) any later version.
28 *
29 * This program is distributed in the hope that it will be useful,
30 * but WITHOUT ANY WARRANTY; without even the implied warranty of
31 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
32 * GNU General Public License for more details.
33 *
34 * You should have received a copy of the GNU General Public License
35 * along with this program; if not, write to the Free Software
36 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
37 */
1da177e4 38
1da177e4
LT		 39#include <linux/module.h>
40#include <linux/init.h>
41#include <linux/slab.h>
42#include <linux/jiffies.h>
b74f3fdd 43#include <linux/platform_device.h>
943b0830 44#include <linux/hwmon.h>
303760b4
JD		 45#include <linux/hwmon-sysfs.h>
46#include <linux/hwmon-vid.h>
943b0830 47#include <linux/err.h>
9a61bf63 48#include <linux/mutex.h>
87808be4 49#include <linux/sysfs.h>
98dd22c3
JD		 50#include <linux/string.h>
51#include <linux/dmi.h>
b9acb64a 52#include <linux/acpi.h>
6055fae8 53#include <linux/io.h>
1da177e4 54
b74f3fdd 55#define DRVNAME "it87"
1da177e4 56
b4da93e4 57enum chips { it87, it8712, it8716, it8718, it8720 };
1da177e4 58
67b671bc
JD		 59static unsigned short force_id;
60module_param(force_id, ushort, 0);
61MODULE_PARM_DESC(force_id, "Override the detected device ID");
62
b74f3fdd 63static struct platform_device *pdev;
64
1da177e4
LT		 65#define REG 0x2e /* The register to read/write */
66#define DEV 0x07 /* Register: Logical device select */
67#define VAL 0x2f /* The value to read/write */
68#define PME 0x04 /* The device with the fan registers in it */
b4da93e4
JMS		 69
70/* The device with the IT8718F/IT8720F VID value in it */
71#define GPIO 0x07
72
1da177e4
LT		 73#define DEVID 0x20 /* Register: Device ID */
74#define DEVREV 0x22 /* Register: Device Revision */
75
76static inline int
77superio_inb(int reg)
78{
79 outb(reg, REG);
80 return inb(VAL);
81}
82
83static int superio_inw(int reg)
84{
85 int val;
86 outb(reg++, REG);
87 val = inb(VAL) << 8;
88 outb(reg, REG);
89 val |= inb(VAL);
90 return val;
91}
92
93static inline void
87673dd7 94superio_select(int ldn)
1da177e4
LT		 95{
96 outb(DEV, REG);
87673dd7 97 outb(ldn, VAL);
1da177e4
LT		 98}
99
100static inline void
101superio_enter(void)
102{
103 outb(0x87, REG);
104 outb(0x01, REG);
105 outb(0x55, REG);
106 outb(0x55, REG);
107}
108
109static inline void
110superio_exit(void)
111{
112 outb(0x02, REG);
113 outb(0x02, VAL);
114}
115
87673dd7 116/* Logical device 4 registers */
1da177e4
LT		 117#define IT8712F_DEVID 0x8712
118#define IT8705F_DEVID 0x8705
17d648bf 119#define IT8716F_DEVID 0x8716
87673dd7 120#define IT8718F_DEVID 0x8718
b4da93e4 121#define IT8720F_DEVID 0x8720
08a8f6e9 122#define IT8726F_DEVID 0x8726
1da177e4
LT		 123#define IT87_ACT_REG 0x30
124#define IT87_BASE_REG 0x60
125
87673dd7 126/* Logical device 7 registers (IT8712F and later) */
895ff267 127#define IT87_SIO_GPIO3_REG 0x27
591ec650 128#define IT87_SIO_GPIO5_REG 0x29
87673dd7
JD		 129#define IT87_SIO_PINX2_REG 0x2c /* Pin selection */
130#define IT87_SIO_VID_REG 0xfc /* VID value */
d9b327c3 131#define IT87_SIO_BEEP_PIN_REG 0xf6 /* Beep pin mapping */
87673dd7 132
1da177e4
LT		 133/* Update battery voltage after every reading if true */
134static int update_vbat;
135
136/* Not all BIOSes properly configure the PWM registers */
137static int fix_pwm_polarity;
138
1da177e4
LT		 139/* Many IT87 constants specified below */
140
141/* Length of ISA address segment */
142#define IT87_EXTENT 8
143
87b4b663
BH		 144/* Length of ISA address segment for Environmental Controller */
145#define IT87_EC_EXTENT 2
146
147/* Offset of EC registers from ISA base address */
148#define IT87_EC_OFFSET 5
149
150/* Where are the ISA address/data registers relative to the EC base address */
151#define IT87_ADDR_REG_OFFSET 0
152#define IT87_DATA_REG_OFFSET 1
1da177e4
LT		 153
154/*----- The IT87 registers -----*/
155
156#define IT87_REG_CONFIG 0x00
157
158#define IT87_REG_ALARM1 0x01
159#define IT87_REG_ALARM2 0x02
160#define IT87_REG_ALARM3 0x03
161
b4da93e4
JMS		 162/* The IT8718F and IT8720F have the VID value in a different register, in
163 Super-I/O configuration space. */
1da177e4 164#define IT87_REG_VID 0x0a
0475169c
AP		 165/* The IT8705F and IT8712F earlier than revision 0x08 use register 0x0b
166 for fan divisors. Later IT8712F revisions must use 16-bit tachometer
167 mode. */
1da177e4 168#define IT87_REG_FAN_DIV 0x0b
17d648bf 169#define IT87_REG_FAN_16BIT 0x0c
1da177e4
LT		 170
171/* Monitors: 9 voltage (0 to 7, battery), 3 temp (1 to 3), 3 fan (1 to 3) */
172
c7f1f716
JD		 173static const u8 IT87_REG_FAN[] = { 0x0d, 0x0e, 0x0f, 0x80, 0x82 };
174static const u8 IT87_REG_FAN_MIN[] = { 0x10, 0x11, 0x12, 0x84, 0x86 };
175static const u8 IT87_REG_FANX[] = { 0x18, 0x19, 0x1a, 0x81, 0x83 };
176static const u8 IT87_REG_FANX_MIN[] = { 0x1b, 0x1c, 0x1d, 0x85, 0x87 };
1da177e4
LT		 177#define IT87_REG_FAN_MAIN_CTRL 0x13
178#define IT87_REG_FAN_CTL 0x14
179#define IT87_REG_PWM(nr) (0x15 + (nr))
180
181#define IT87_REG_VIN(nr) (0x20 + (nr))
182#define IT87_REG_TEMP(nr) (0x29 + (nr))
183
184#define IT87_REG_VIN_MAX(nr) (0x30 + (nr) * 2)
185#define IT87_REG_VIN_MIN(nr) (0x31 + (nr) * 2)
186#define IT87_REG_TEMP_HIGH(nr) (0x40 + (nr) * 2)
187#define IT87_REG_TEMP_LOW(nr) (0x41 + (nr) * 2)
188
1da177e4
LT		 189#define IT87_REG_VIN_ENABLE 0x50
190#define IT87_REG_TEMP_ENABLE 0x51
d9b327c3 191#define IT87_REG_BEEP_ENABLE 0x5c
1da177e4
LT		 192
193#define IT87_REG_CHIPID 0x58
194
4f3f51bc
JD		 195#define IT87_REG_AUTO_TEMP(nr, i) (0x60 + (nr) * 8 + (i))
196#define IT87_REG_AUTO_PWM(nr, i) (0x65 + (nr) * 8 + (i))
197
1da177e4
LT		 198#define IN_TO_REG(val) (SENSORS_LIMIT((((val) + 8)/16),0,255))
199#define IN_FROM_REG(val) ((val) * 16)
200
201static inline u8 FAN_TO_REG(long rpm, int div)
202{
203 if (rpm == 0)
204 return 255;
205 rpm = SENSORS_LIMIT(rpm, 1, 1000000);
206 return SENSORS_LIMIT((1350000 + rpm * div / 2) / (rpm * div), 1,
207 254);
208}
209
17d648bf
JD		 210static inline u16 FAN16_TO_REG(long rpm)
211{
212 if (rpm == 0)
213 return 0xffff;
214 return SENSORS_LIMIT((1350000 + rpm) / (rpm * 2), 1, 0xfffe);
215}
216
1da177e4 217#define FAN_FROM_REG(val,div) ((val)==0?-1:(val)==255?0:1350000/((val)*(div)))
17d648bf
JD		 218/* The divider is fixed to 2 in 16-bit mode */
219#define FAN16_FROM_REG(val) ((val)==0?-1:(val)==0xffff?0:1350000/((val)*2))
1da177e4
LT		 220
221#define TEMP_TO_REG(val) (SENSORS_LIMIT(((val)<0?(((val)-500)/1000):\
222 ((val)+500)/1000),-128,127))
e267d250 223#define TEMP_FROM_REG(val) ((val) * 1000)
1da177e4 224
1da177e4
LT		 225#define PWM_TO_REG(val) ((val) >> 1)
226#define PWM_FROM_REG(val) (((val)&0x7f) << 1)
227
228static int DIV_TO_REG(int val)
229{
230 int answer = 0;
b9e349f7 231 while (answer < 7 && (val >>= 1))
1da177e4
LT		 232 answer++;
233 return answer;
234}
235#define DIV_FROM_REG(val) (1 << (val))
236
f8d0c19a
JD		 237static const unsigned int pwm_freq[8] = {
238 48000000 / 128,
239 24000000 / 128,
240 12000000 / 128,
241 8000000 / 128,
242 6000000 / 128,
243 3000000 / 128,
244 1500000 / 128,
245 750000 / 128,
246};
247
1da177e4 248
b74f3fdd 249struct it87_sio_data {
250 enum chips type;
251 /* Values read from Super-I/O config space */
0475169c 252 u8 revision;
b74f3fdd 253 u8 vid_value;
d9b327c3 254 u8 beep_pin;
591ec650 255 /* Features skipped based on config or DMI */
895ff267 256 u8 skip_vid;
591ec650 257 u8 skip_fan;
98dd22c3 258 u8 skip_pwm;
b74f3fdd 259};
260
ed6bafbf
JD		 261/* For each registered chip, we need to keep some data in memory.
262 The structure is dynamically allocated. */
1da177e4 263struct it87_data {
1beeffe4 264 struct device *hwmon_dev;
1da177e4 265 enum chips type;
0475169c 266 u8 revision;
1da177e4 267
b74f3fdd 268 unsigned short addr;
269 const char *name;
9a61bf63 270 struct mutex update_lock;
1da177e4
LT		 271 char valid; /* !=0 if following fields are valid */
272 unsigned long last_updated; /* In jiffies */
273
274 u8 in[9]; /* Register value */
3543a53f
JD		 275 u8 in_max[8]; /* Register value */
276 u8 in_min[8]; /* Register value */
9060f8bd 277 u8 has_fan; /* Bitfield, fans enabled */
c7f1f716
JD		 278 u16 fan[5]; /* Register values, possibly combined */
279 u16 fan_min[5]; /* Register values, possibly combined */
e267d250
JD		 280 s8 temp[3]; /* Register value */
281 s8 temp_high[3]; /* Register value */
282 s8 temp_low[3]; /* Register value */
1da177e4
LT		 283 u8 sensor; /* Register value */
284 u8 fan_div[3]; /* Register encoding, shifted right */
285 u8 vid; /* Register encoding, combined */
a7be58a1 286 u8 vrm;
1da177e4 287 u32 alarms; /* Register encoding, combined */
d9b327c3 288 u8 beeps; /* Register encoding */
1da177e4 289 u8 fan_main_ctrl; /* Register value */
f8d0c19a 290 u8 fan_ctl; /* Register value */
b99883dc
JD		 291
292 /* The following 3 arrays correspond to the same registers. The
293 * meaning of bits 6-0 depends on the value of bit 7, and we want
294 * to preserve settings on mode changes, so we have to track all
295 * values separately. */
296 u8 pwm_ctrl[3]; /* Register value */
297 u8 pwm_duty[3]; /* Manual PWM value set by user (bit 6-0) */
298 u8 pwm_temp_map[3]; /* PWM to temp. chan. mapping (bits 1-0) */
4f3f51bc
JD		 299
300 /* Automatic fan speed control registers */
301 u8 auto_pwm[3][4]; /* [nr][3] is hard-coded */
302 s8 auto_temp[3][5]; /* [nr][0] is point1_temp_hyst */
1da177e4
LT		 303};
304
0475169c
AP		 305static inline int has_16bit_fans(const struct it87_data *data)
306{
816d8c6a 307 /* IT8705F Datasheet 0.4.1, 3h == Version G.
859b9ef3 308 IT8712F Datasheet 0.9.1, section 8.3.5 indicates 8h == Version J.
816d8c6a
AP		 309 These are the first revisions with 16bit tachometer support. */
310 return (data->type == it87 && data->revision >= 0x03)
859b9ef3 311 || (data->type == it8712 && data->revision >= 0x08)
0475169c 312 || data->type == it8716
b4da93e4
JMS		 313 || data->type == it8718
314 || data->type == it8720;
0475169c 315}
1da177e4 316
4f3f51bc
JD		 317static inline int has_old_autopwm(const struct it87_data *data)
318{
319 /* The old automatic fan speed control interface is implemented
320 by IT8705F chips up to revision F and IT8712F chips up to
321 revision G. */
322 return (data->type == it87 && data->revision < 0x03)
323 || (data->type == it8712 && data->revision < 0x08);
324}
325
b74f3fdd 326static int it87_probe(struct platform_device *pdev);
d0546128 327static int __devexit it87_remove(struct platform_device *pdev);
1da177e4 328
b74f3fdd 329static int it87_read_value(struct it87_data *data, u8 reg);
330static void it87_write_value(struct it87_data *data, u8 reg, u8 value);
1da177e4 331static struct it87_data *it87_update_device(struct device *dev);
b74f3fdd 332static int it87_check_pwm(struct device *dev);
333static void it87_init_device(struct platform_device *pdev);
1da177e4
LT		 334
335
b74f3fdd 336static struct platform_driver it87_driver = {
cdaf7934 337 .driver = {
87218842 338 .owner = THIS_MODULE,
b74f3fdd 339 .name = DRVNAME,
cdaf7934 340 },
b74f3fdd 341 .probe = it87_probe,
342 .remove = __devexit_p(it87_remove),
fde09509
JD		 343};
344
20ad93d4
JD		 345static ssize_t show_in(struct device *dev, struct device_attribute *attr,
346 char *buf)
1da177e4 347{
20ad93d4
JD		 348 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
349 int nr = sensor_attr->index;
350
1da177e4
LT		 351 struct it87_data *data = it87_update_device(dev);
352 return sprintf(buf, "%d\n", IN_FROM_REG(data->in[nr]));
353}
354
20ad93d4
JD		 355static ssize_t show_in_min(struct device *dev, struct device_attribute *attr,
356 char *buf)
1da177e4 357{
20ad93d4
JD		 358 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
359 int nr = sensor_attr->index;
360
1da177e4
LT		 361 struct it87_data *data = it87_update_device(dev);
362 return sprintf(buf, "%d\n", IN_FROM_REG(data->in_min[nr]));
363}
364
20ad93d4
JD		 365static ssize_t show_in_max(struct device *dev, struct device_attribute *attr,
366 char *buf)
1da177e4 367{
20ad93d4
JD		 368 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
369 int nr = sensor_attr->index;
370
1da177e4
LT		 371 struct it87_data *data = it87_update_device(dev);
372 return sprintf(buf, "%d\n", IN_FROM_REG(data->in_max[nr]));
373}
374
20ad93d4
JD		 375static ssize_t set_in_min(struct device *dev, struct device_attribute *attr,
376 const char *buf, size_t count)
1da177e4 377{
20ad93d4
JD		 378 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
379 int nr = sensor_attr->index;
380
b74f3fdd 381 struct it87_data *data = dev_get_drvdata(dev);
f5f64501
JD		 382 unsigned long val;
383
384 if (strict_strtoul(buf, 10, &val) < 0)
385 return -EINVAL;
1da177e4 386
9a61bf63 387 mutex_lock(&data->update_lock);
1da177e4 388 data->in_min[nr] = IN_TO_REG(val);
b74f3fdd 389 it87_write_value(data, IT87_REG_VIN_MIN(nr),
1da177e4 390 data->in_min[nr]);
9a61bf63 391 mutex_unlock(&data->update_lock);
1da177e4
LT		 392 return count;
393}
20ad93d4
JD		 394static ssize_t set_in_max(struct device *dev, struct device_attribute *attr,
395 const char *buf, size_t count)
1da177e4 396{
20ad93d4
JD		 397 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
398 int nr = sensor_attr->index;
399
b74f3fdd 400 struct it87_data *data = dev_get_drvdata(dev);
f5f64501
JD		 401 unsigned long val;
402
403 if (strict_strtoul(buf, 10, &val) < 0)
404 return -EINVAL;
1da177e4 405
9a61bf63 406 mutex_lock(&data->update_lock);
1da177e4 407 data->in_max[nr] = IN_TO_REG(val);
b74f3fdd 408 it87_write_value(data, IT87_REG_VIN_MAX(nr),
1da177e4 409 data->in_max[nr]);
9a61bf63 410 mutex_unlock(&data->update_lock);
1da177e4
LT		 411 return count;
412}
413
414#define show_in_offset(offset) \
20ad93d4
JD		 415static SENSOR_DEVICE_ATTR(in##offset##_input, S_IRUGO, \
416 show_in, NULL, offset);
1da177e4
LT		 417
418#define limit_in_offset(offset) \
20ad93d4
JD		 419static SENSOR_DEVICE_ATTR(in##offset##_min, S_IRUGO | S_IWUSR, \
420 show_in_min, set_in_min, offset); \
421static SENSOR_DEVICE_ATTR(in##offset##_max, S_IRUGO | S_IWUSR, \
422 show_in_max, set_in_max, offset);
1da177e4
LT		 423
424show_in_offset(0);
425limit_in_offset(0);
426show_in_offset(1);
427limit_in_offset(1);
428show_in_offset(2);
429limit_in_offset(2);
430show_in_offset(3);
431limit_in_offset(3);
432show_in_offset(4);
433limit_in_offset(4);
434show_in_offset(5);
435limit_in_offset(5);
436show_in_offset(6);
437limit_in_offset(6);
438show_in_offset(7);
439limit_in_offset(7);
440show_in_offset(8);
441
442/* 3 temperatures */
20ad93d4
JD		 443static ssize_t show_temp(struct device *dev, struct device_attribute *attr,
444 char *buf)
1da177e4 445{
20ad93d4
JD		 446 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
447 int nr = sensor_attr->index;
448
1da177e4
LT		 449 struct it87_data *data = it87_update_device(dev);
450 return sprintf(buf, "%d\n", TEMP_FROM_REG(data->temp[nr]));
451}
20ad93d4
JD		 452static ssize_t show_temp_max(struct device *dev, struct device_attribute *attr,
453 char *buf)
1da177e4 454{
20ad93d4
JD		 455 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
456 int nr = sensor_attr->index;
457
1da177e4
LT		 458 struct it87_data *data = it87_update_device(dev);
459 return sprintf(buf, "%d\n", TEMP_FROM_REG(data->temp_high[nr]));
460}
20ad93d4
JD		 461static ssize_t show_temp_min(struct device *dev, struct device_attribute *attr,
462 char *buf)
1da177e4 463{
20ad93d4
JD		 464 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
465 int nr = sensor_attr->index;
466
1da177e4
LT		 467 struct it87_data *data = it87_update_device(dev);
468 return sprintf(buf, "%d\n", TEMP_FROM_REG(data->temp_low[nr]));
469}
20ad93d4
JD		 470static ssize_t set_temp_max(struct device *dev, struct device_attribute *attr,
471 const char *buf, size_t count)
1da177e4 472{
20ad93d4
JD		 473 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
474 int nr = sensor_attr->index;
475
b74f3fdd 476 struct it87_data *data = dev_get_drvdata(dev);
f5f64501
JD		 477 long val;
478
479 if (strict_strtol(buf, 10, &val) < 0)
480 return -EINVAL;
1da177e4 481
9a61bf63 482 mutex_lock(&data->update_lock);
1da177e4 483 data->temp_high[nr] = TEMP_TO_REG(val);
b74f3fdd 484 it87_write_value(data, IT87_REG_TEMP_HIGH(nr), data->temp_high[nr]);
9a61bf63 485 mutex_unlock(&data->update_lock);
1da177e4
LT		 486 return count;
487}
20ad93d4
JD		 488static ssize_t set_temp_min(struct device *dev, struct device_attribute *attr,
489 const char *buf, size_t count)
1da177e4 490{
20ad93d4
JD		 491 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
492 int nr = sensor_attr->index;
493
b74f3fdd 494 struct it87_data *data = dev_get_drvdata(dev);
f5f64501
JD		 495 long val;
496
497 if (strict_strtol(buf, 10, &val) < 0)
498 return -EINVAL;
1da177e4 499
9a61bf63 500 mutex_lock(&data->update_lock);
1da177e4 501 data->temp_low[nr] = TEMP_TO_REG(val);
b74f3fdd 502 it87_write_value(data, IT87_REG_TEMP_LOW(nr), data->temp_low[nr]);
9a61bf63 503 mutex_unlock(&data->update_lock);
1da177e4
LT		 504 return count;
505}
506#define show_temp_offset(offset) \
20ad93d4
JD		 507static SENSOR_DEVICE_ATTR(temp##offset##_input, S_IRUGO, \
508 show_temp, NULL, offset - 1); \
509static SENSOR_DEVICE_ATTR(temp##offset##_max, S_IRUGO | S_IWUSR, \
510 show_temp_max, set_temp_max, offset - 1); \
511static SENSOR_DEVICE_ATTR(temp##offset##_min, S_IRUGO | S_IWUSR, \
512 show_temp_min, set_temp_min, offset - 1);
1da177e4
LT		 513
514show_temp_offset(1);
515show_temp_offset(2);
516show_temp_offset(3);
517
20ad93d4
JD		 518static ssize_t show_sensor(struct device *dev, struct device_attribute *attr,
519 char *buf)
1da177e4 520{
20ad93d4
JD		 521 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
522 int nr = sensor_attr->index;
523
1da177e4 524 struct it87_data *data = it87_update_device(dev);
5f2dc798
JD		 525 u8 reg = data->sensor; /* In case the value is updated while
526 we use it */
527
1da177e4
LT		 528 if (reg & (1 << nr))
529 return sprintf(buf, "3\n"); /* thermal diode */
530 if (reg & (8 << nr))
4ed10779 531 return sprintf(buf, "4\n"); /* thermistor */
1da177e4
LT		 532 return sprintf(buf, "0\n"); /* disabled */
533}
20ad93d4
JD		 534static ssize_t set_sensor(struct device *dev, struct device_attribute *attr,
535 const char *buf, size_t count)
1da177e4 536{
20ad93d4
JD		 537 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
538 int nr = sensor_attr->index;
539
b74f3fdd 540 struct it87_data *data = dev_get_drvdata(dev);
f5f64501 541 long val;
8acf07c5 542 u8 reg;
f5f64501
JD		 543
544 if (strict_strtol(buf, 10, &val) < 0)
545 return -EINVAL;
1da177e4 546
8acf07c5
JD		 547 reg = it87_read_value(data, IT87_REG_TEMP_ENABLE);
548 reg &= ~(1 << nr);
549 reg &= ~(8 << nr);
4ed10779
JD		 550 if (val == 2) { /* backwards compatibility */
551 dev_warn(dev, "Sensor type 2 is deprecated, please use 4 "
552 "instead\n");
553 val = 4;
554 }
555 /* 3 = thermal diode; 4 = thermistor; 0 = disabled */
1da177e4 556 if (val == 3)
8acf07c5 557 reg |= 1 << nr;
4ed10779 558 else if (val == 4)
8acf07c5
JD		 559 reg |= 8 << nr;
560 else if (val != 0)
1da177e4 561 return -EINVAL;
8acf07c5
JD		 562
563 mutex_lock(&data->update_lock);
564 data->sensor = reg;
b74f3fdd 565 it87_write_value(data, IT87_REG_TEMP_ENABLE, data->sensor);
2b3d1d87 566 data->valid = 0; /* Force cache refresh */
9a61bf63 567 mutex_unlock(&data->update_lock);
1da177e4
LT		 568 return count;
569}
570#define show_sensor_offset(offset) \
20ad93d4
JD		 571static SENSOR_DEVICE_ATTR(temp##offset##_type, S_IRUGO | S_IWUSR, \
572 show_sensor, set_sensor, offset - 1);
1da177e4
LT		 573
574show_sensor_offset(1);
575show_sensor_offset(2);
576show_sensor_offset(3);
577
578/* 3 Fans */
b99883dc
JD		 579
580static int pwm_mode(const struct it87_data *data, int nr)
581{
582 int ctrl = data->fan_main_ctrl & (1 << nr);
583
584 if (ctrl == 0) /* Full speed */
585 return 0;
586 if (data->pwm_ctrl[nr] & 0x80) /* Automatic mode */
587 return 2;
588 else /* Manual mode */
589 return 1;
590}
591
20ad93d4
JD		 592static ssize_t show_fan(struct device *dev, struct device_attribute *attr,
593 char *buf)
1da177e4 594{
20ad93d4
JD		 595 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
596 int nr = sensor_attr->index;
597
1da177e4 598 struct it87_data *data = it87_update_device(dev);
5f2dc798 599 return sprintf(buf, "%d\n", FAN_FROM_REG(data->fan[nr],
1da177e4
LT		 600 DIV_FROM_REG(data->fan_div[nr])));
601}
20ad93d4
JD		 602static ssize_t show_fan_min(struct device *dev, struct device_attribute *attr,
603 char *buf)
1da177e4 604{
20ad93d4
JD		 605 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
606 int nr = sensor_attr->index;
607
1da177e4 608 struct it87_data *data = it87_update_device(dev);
5f2dc798
JD		 609 return sprintf(buf, "%d\n", FAN_FROM_REG(data->fan_min[nr],
610 DIV_FROM_REG(data->fan_div[nr])));
1da177e4 611}
20ad93d4
JD		 612static ssize_t show_fan_div(struct device *dev, struct device_attribute *attr,
613 char *buf)
1da177e4 614{
20ad93d4
JD		 615 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
616 int nr = sensor_attr->index;
617
1da177e4
LT		 618 struct it87_data *data = it87_update_device(dev);
619 return sprintf(buf, "%d\n", DIV_FROM_REG(data->fan_div[nr]));
620}
5f2dc798
JD		 621static ssize_t show_pwm_enable(struct device *dev,
622 struct device_attribute *attr, char *buf)
1da177e4 623{
20ad93d4
JD		 624 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
625 int nr = sensor_attr->index;
626
1da177e4 627 struct it87_data *data = it87_update_device(dev);
b99883dc 628 return sprintf(buf, "%d\n", pwm_mode(data, nr));
1da177e4 629}
20ad93d4
JD		 630static ssize_t show_pwm(struct device *dev, struct device_attribute *attr,
631 char *buf)
1da177e4 632{
20ad93d4
JD		 633 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
634 int nr = sensor_attr->index;
635
1da177e4 636 struct it87_data *data = it87_update_device(dev);
b99883dc 637 return sprintf(buf, "%d\n", PWM_FROM_REG(data->pwm_duty[nr]));
1da177e4 638}
f8d0c19a
JD		 639static ssize_t show_pwm_freq(struct device *dev, struct device_attribute *attr,
640 char *buf)
641{
642 struct it87_data *data = it87_update_device(dev);
643 int index = (data->fan_ctl >> 4) & 0x07;
644
645 return sprintf(buf, "%u\n", pwm_freq[index]);
646}
20ad93d4
JD		 647static ssize_t set_fan_min(struct device *dev, struct device_attribute *attr,
648 const char *buf, size_t count)
1da177e4 649{
20ad93d4
JD		 650 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
651 int nr = sensor_attr->index;
652
b74f3fdd 653 struct it87_data *data = dev_get_drvdata(dev);
f5f64501 654 long val;
7f999aa7 655 u8 reg;
1da177e4 656
f5f64501
JD		 657 if (strict_strtol(buf, 10, &val) < 0)
658 return -EINVAL;
659
9a61bf63 660 mutex_lock(&data->update_lock);
b74f3fdd 661 reg = it87_read_value(data, IT87_REG_FAN_DIV);
07eab46d 662 switch (nr) {
5f2dc798
JD		 663 case 0:
664 data->fan_div[nr] = reg & 0x07;
665 break;
666 case 1:
667 data->fan_div[nr] = (reg >> 3) & 0x07;
668 break;
669 case 2:
670 data->fan_div[nr] = (reg & 0x40) ? 3 : 1;
671 break;
07eab46d
JD		 672 }
673
1da177e4 674 data->fan_min[nr] = FAN_TO_REG(val, DIV_FROM_REG(data->fan_div[nr]));
c7f1f716 675 it87_write_value(data, IT87_REG_FAN_MIN[nr], data->fan_min[nr]);
9a61bf63 676 mutex_unlock(&data->update_lock);
1da177e4
LT		 677 return count;
678}
20ad93d4
JD		 679static ssize_t set_fan_div(struct device *dev, struct device_attribute *attr,
680 const char *buf, size_t count)
1da177e4 681{
20ad93d4
JD		 682 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
683 int nr = sensor_attr->index;
684
b74f3fdd 685 struct it87_data *data = dev_get_drvdata(dev);
f5f64501 686 unsigned long val;
8ab4ec3e 687 int min;
1da177e4
LT		 688 u8 old;
689
f5f64501
JD		 690 if (strict_strtoul(buf, 10, &val) < 0)
691 return -EINVAL;
692
9a61bf63 693 mutex_lock(&data->update_lock);
b74f3fdd 694 old = it87_read_value(data, IT87_REG_FAN_DIV);
1da177e4 695
8ab4ec3e
JD		 696 /* Save fan min limit */
697 min = FAN_FROM_REG(data->fan_min[nr], DIV_FROM_REG(data->fan_div[nr]));
1da177e4
LT		 698
699 switch (nr) {
700 case 0:
701 case 1:
702 data->fan_div[nr] = DIV_TO_REG(val);
703 break;
704 case 2:
705 if (val < 8)
706 data->fan_div[nr] = 1;
707 else
708 data->fan_div[nr] = 3;
709 }
710 val = old & 0x80;
711 val |= (data->fan_div[0] & 0x07);
712 val |= (data->fan_div[1] & 0x07) << 3;
713 if (data->fan_div[2] == 3)
714 val |= 0x1 << 6;
b74f3fdd 715 it87_write_value(data, IT87_REG_FAN_DIV, val);
1da177e4 716
8ab4ec3e
JD		 717 /* Restore fan min limit */
718 data->fan_min[nr] = FAN_TO_REG(min, DIV_FROM_REG(data->fan_div[nr]));
c7f1f716 719 it87_write_value(data, IT87_REG_FAN_MIN[nr], data->fan_min[nr]);
8ab4ec3e 720
9a61bf63 721 mutex_unlock(&data->update_lock);
1da177e4
LT		 722 return count;
723}
cccfc9c4
JD		 724
725/* Returns 0 if OK, -EINVAL otherwise */
726static int check_trip_points(struct device *dev, int nr)
727{
728 const struct it87_data *data = dev_get_drvdata(dev);
729 int i, err = 0;
730
731 if (has_old_autopwm(data)) {
732 for (i = 0; i < 3; i++) {
733 if (data->auto_temp[nr][i] > data->auto_temp[nr][i + 1])
734 err = -EINVAL;
735 }
736 for (i = 0; i < 2; i++) {
737 if (data->auto_pwm[nr][i] > data->auto_pwm[nr][i + 1])
738 err = -EINVAL;
739 }
740 }
741
742 if (err) {
743 dev_err(dev, "Inconsistent trip points, not switching to "
744 "automatic mode\n");
745 dev_err(dev, "Adjust the trip points and try again\n");
746 }
747 return err;
748}
749
20ad93d4
JD		 750static ssize_t set_pwm_enable(struct device *dev,
751 struct device_attribute *attr, const char *buf, size_t count)
1da177e4 752{
20ad93d4
JD		 753 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
754 int nr = sensor_attr->index;
755
b74f3fdd 756 struct it87_data *data = dev_get_drvdata(dev);
f5f64501 757 long val;
1da177e4 758
f5f64501 759 if (strict_strtol(buf, 10, &val) < 0 || val < 0 || val > 2)
b99883dc
JD		 760 return -EINVAL;
761
cccfc9c4
JD		 762 /* Check trip points before switching to automatic mode */
763 if (val == 2) {
764 if (check_trip_points(dev, nr) < 0)
765 return -EINVAL;
766 }
767
9a61bf63 768 mutex_lock(&data->update_lock);
1da177e4
LT		 769
770 if (val == 0) {
771 int tmp;
772 /* make sure the fan is on when in on/off mode */
b74f3fdd 773 tmp = it87_read_value(data, IT87_REG_FAN_CTL);
774 it87_write_value(data, IT87_REG_FAN_CTL, tmp | (1 << nr));
1da177e4
LT		 775 /* set on/off mode */
776 data->fan_main_ctrl &= ~(1 << nr);
5f2dc798
JD		 777 it87_write_value(data, IT87_REG_FAN_MAIN_CTRL,
778 data->fan_main_ctrl);
b99883dc
JD		 779 } else {
780 if (val == 1) /* Manual mode */
781 data->pwm_ctrl[nr] = data->pwm_duty[nr];
782 else /* Automatic mode */
783 data->pwm_ctrl[nr] = 0x80 | data->pwm_temp_map[nr];
784 it87_write_value(data, IT87_REG_PWM(nr), data->pwm_ctrl[nr]);
1da177e4
LT		 785 /* set SmartGuardian mode */
786 data->fan_main_ctrl |= (1 << nr);
5f2dc798
JD		 787 it87_write_value(data, IT87_REG_FAN_MAIN_CTRL,
788 data->fan_main_ctrl);
1da177e4
LT		 789 }
790
9a61bf63 791 mutex_unlock(&data->update_lock);
1da177e4
LT		 792 return count;
793}
20ad93d4
JD		 794static ssize_t set_pwm(struct device *dev, struct device_attribute *attr,
795 const char *buf, size_t count)
1da177e4 796{
20ad93d4
JD		 797 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
798 int nr = sensor_attr->index;
799
b74f3fdd 800 struct it87_data *data = dev_get_drvdata(dev);
f5f64501 801 long val;
1da177e4 802
f5f64501 803 if (strict_strtol(buf, 10, &val) < 0 || val < 0 || val > 255)
1da177e4
LT		 804 return -EINVAL;
805
9a61bf63 806 mutex_lock(&data->update_lock);
b99883dc
JD		 807 data->pwm_duty[nr] = PWM_TO_REG(val);
808 /* If we are in manual mode, write the duty cycle immediately;
809 * otherwise, just store it for later use. */
810 if (!(data->pwm_ctrl[nr] & 0x80)) {
811 data->pwm_ctrl[nr] = data->pwm_duty[nr];
812 it87_write_value(data, IT87_REG_PWM(nr), data->pwm_ctrl[nr]);
813 }
9a61bf63 814 mutex_unlock(&data->update_lock);
1da177e4
LT		 815 return count;
816}
f8d0c19a
JD		 817static ssize_t set_pwm_freq(struct device *dev,
818 struct device_attribute *attr, const char *buf, size_t count)
819{
b74f3fdd 820 struct it87_data *data = dev_get_drvdata(dev);
f5f64501 821 unsigned long val;
f8d0c19a
JD		 822 int i;
823
f5f64501
JD		 824 if (strict_strtoul(buf, 10, &val) < 0)
825 return -EINVAL;
826
f8d0c19a
JD		 827 /* Search for the nearest available frequency */
828 for (i = 0; i < 7; i++) {
829 if (val > (pwm_freq[i] + pwm_freq[i+1]) / 2)
830 break;
831 }
832
833 mutex_lock(&data->update_lock);
b74f3fdd 834 data->fan_ctl = it87_read_value(data, IT87_REG_FAN_CTL) & 0x8f;
f8d0c19a 835 data->fan_ctl |= i << 4;
b74f3fdd 836 it87_write_value(data, IT87_REG_FAN_CTL, data->fan_ctl);
f8d0c19a
JD		 837 mutex_unlock(&data->update_lock);
838
839 return count;
840}
94ac7ee6
JD		 841static ssize_t show_pwm_temp_map(struct device *dev,
842 struct device_attribute *attr, char *buf)
843{
844 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
845 int nr = sensor_attr->index;
846
847 struct it87_data *data = it87_update_device(dev);
848 int map;
849
850 if (data->pwm_temp_map[nr] < 3)
851 map = 1 << data->pwm_temp_map[nr];
852 else
853 map = 0; /* Should never happen */
854 return sprintf(buf, "%d\n", map);
855}
856static ssize_t set_pwm_temp_map(struct device *dev,
857 struct device_attribute *attr, const char *buf, size_t count)
858{
859 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
860 int nr = sensor_attr->index;
861
862 struct it87_data *data = dev_get_drvdata(dev);
863 long val;
864 u8 reg;
865
4f3f51bc
JD		 866 /* This check can go away if we ever support automatic fan speed
867 control on newer chips. */
868 if (!has_old_autopwm(data)) {
869 dev_notice(dev, "Mapping change disabled for safety reasons\n");
870 return -EINVAL;
871 }
872
94ac7ee6
JD		 873 if (strict_strtol(buf, 10, &val) < 0)
874 return -EINVAL;
875
876 switch (val) {
877 case (1 << 0):
878 reg = 0x00;
879 break;
880 case (1 << 1):
881 reg = 0x01;
882 break;
883 case (1 << 2):
884 reg = 0x02;
885 break;
886 default:
887 return -EINVAL;
888 }
889
890 mutex_lock(&data->update_lock);
891 data->pwm_temp_map[nr] = reg;
892 /* If we are in automatic mode, write the temp mapping immediately;
893 * otherwise, just store it for later use. */
894 if (data->pwm_ctrl[nr] & 0x80) {
895 data->pwm_ctrl[nr] = 0x80 | data->pwm_temp_map[nr];
896 it87_write_value(data, IT87_REG_PWM(nr), data->pwm_ctrl[nr]);
897 }
898 mutex_unlock(&data->update_lock);
899 return count;
900}
1da177e4 901
4f3f51bc
JD		 902static ssize_t show_auto_pwm(struct device *dev,
903 struct device_attribute *attr, char *buf)
904{
905 struct it87_data *data = it87_update_device(dev);
906 struct sensor_device_attribute_2 *sensor_attr =
907 to_sensor_dev_attr_2(attr);
908 int nr = sensor_attr->nr;
909 int point = sensor_attr->index;
910
911 return sprintf(buf, "%d\n", PWM_FROM_REG(data->auto_pwm[nr][point]));
912}
913
914static ssize_t set_auto_pwm(struct device *dev,
915 struct device_attribute *attr, const char *buf, size_t count)
916{
917 struct it87_data *data = dev_get_drvdata(dev);
918 struct sensor_device_attribute_2 *sensor_attr =
919 to_sensor_dev_attr_2(attr);
920 int nr = sensor_attr->nr;
921 int point = sensor_attr->index;
922 long val;
923
924 if (strict_strtol(buf, 10, &val) < 0 || val < 0 || val > 255)
925 return -EINVAL;
926
927 mutex_lock(&data->update_lock);
928 data->auto_pwm[nr][point] = PWM_TO_REG(val);
929 it87_write_value(data, IT87_REG_AUTO_PWM(nr, point),
930 data->auto_pwm[nr][point]);
931 mutex_unlock(&data->update_lock);
932 return count;
933}
934
935static ssize_t show_auto_temp(struct device *dev,
936 struct device_attribute *attr, char *buf)
937{
938 struct it87_data *data = it87_update_device(dev);
939 struct sensor_device_attribute_2 *sensor_attr =
940 to_sensor_dev_attr_2(attr);
941 int nr = sensor_attr->nr;
942 int point = sensor_attr->index;
943
944 return sprintf(buf, "%d\n", TEMP_FROM_REG(data->auto_temp[nr][point]));
945}
946
947static ssize_t set_auto_temp(struct device *dev,
948 struct device_attribute *attr, const char *buf, size_t count)
949{
950 struct it87_data *data = dev_get_drvdata(dev);
951 struct sensor_device_attribute_2 *sensor_attr =
952 to_sensor_dev_attr_2(attr);
953 int nr = sensor_attr->nr;
954 int point = sensor_attr->index;
955 long val;
956
957 if (strict_strtol(buf, 10, &val) < 0 || val < -128000 || val > 127000)
958 return -EINVAL;
959
960 mutex_lock(&data->update_lock);
961 data->auto_temp[nr][point] = TEMP_TO_REG(val);
962 it87_write_value(data, IT87_REG_AUTO_TEMP(nr, point),
963 data->auto_temp[nr][point]);
964 mutex_unlock(&data->update_lock);
965 return count;
966}
967
20ad93d4
JD		 968#define show_fan_offset(offset) \
969static SENSOR_DEVICE_ATTR(fan##offset##_input, S_IRUGO, \
970 show_fan, NULL, offset - 1); \
971static SENSOR_DEVICE_ATTR(fan##offset##_min, S_IRUGO | S_IWUSR, \
972 show_fan_min, set_fan_min, offset - 1); \
973static SENSOR_DEVICE_ATTR(fan##offset##_div, S_IRUGO | S_IWUSR, \
974 show_fan_div, set_fan_div, offset - 1);
1da177e4
LT		 975
976show_fan_offset(1);
977show_fan_offset(2);
978show_fan_offset(3);
979
980#define show_pwm_offset(offset) \
20ad93d4
JD		 981static SENSOR_DEVICE_ATTR(pwm##offset##_enable, S_IRUGO | S_IWUSR, \
982 show_pwm_enable, set_pwm_enable, offset - 1); \
983static SENSOR_DEVICE_ATTR(pwm##offset, S_IRUGO | S_IWUSR, \
f8d0c19a
JD		 984 show_pwm, set_pwm, offset - 1); \
985static DEVICE_ATTR(pwm##offset##_freq, \
986 (offset == 1 ? S_IRUGO | S_IWUSR : S_IRUGO), \
94ac7ee6
JD		 987 show_pwm_freq, (offset == 1 ? set_pwm_freq : NULL)); \
988static SENSOR_DEVICE_ATTR(pwm##offset##_auto_channels_temp, \
4f3f51bc
JD		 989 S_IRUGO | S_IWUSR, show_pwm_temp_map, set_pwm_temp_map, \
990 offset - 1); \
991static SENSOR_DEVICE_ATTR_2(pwm##offset##_auto_point1_pwm, \
992 S_IRUGO | S_IWUSR, show_auto_pwm, set_auto_pwm, \
993 offset - 1, 0); \
994static SENSOR_DEVICE_ATTR_2(pwm##offset##_auto_point2_pwm, \
995 S_IRUGO | S_IWUSR, show_auto_pwm, set_auto_pwm, \
996 offset - 1, 1); \
997static SENSOR_DEVICE_ATTR_2(pwm##offset##_auto_point3_pwm, \
998 S_IRUGO | S_IWUSR, show_auto_pwm, set_auto_pwm, \
999 offset - 1, 2); \
1000static SENSOR_DEVICE_ATTR_2(pwm##offset##_auto_point4_pwm, \
1001 S_IRUGO, show_auto_pwm, NULL, offset - 1, 3); \
1002static SENSOR_DEVICE_ATTR_2(pwm##offset##_auto_point1_temp, \
1003 S_IRUGO | S_IWUSR, show_auto_temp, set_auto_temp, \
1004 offset - 1, 1); \
1005static SENSOR_DEVICE_ATTR_2(pwm##offset##_auto_point1_temp_hyst, \
1006 S_IRUGO | S_IWUSR, show_auto_temp, set_auto_temp, \
1007 offset - 1, 0); \
1008static SENSOR_DEVICE_ATTR_2(pwm##offset##_auto_point2_temp, \
1009 S_IRUGO | S_IWUSR, show_auto_temp, set_auto_temp, \
1010 offset - 1, 2); \
1011static SENSOR_DEVICE_ATTR_2(pwm##offset##_auto_point3_temp, \
1012 S_IRUGO | S_IWUSR, show_auto_temp, set_auto_temp, \
1013 offset - 1, 3); \
1014static SENSOR_DEVICE_ATTR_2(pwm##offset##_auto_point4_temp, \
1015 S_IRUGO | S_IWUSR, show_auto_temp, set_auto_temp, \
1016 offset - 1, 4);
1da177e4
LT		 1017
1018show_pwm_offset(1);
1019show_pwm_offset(2);
1020show_pwm_offset(3);
1021
17d648bf
JD		 1022/* A different set of callbacks for 16-bit fans */
1023static ssize_t show_fan16(struct device *dev, struct device_attribute *attr,
1024 char *buf)
1025{
1026 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1027 int nr = sensor_attr->index;
1028 struct it87_data *data = it87_update_device(dev);
1029 return sprintf(buf, "%d\n", FAN16_FROM_REG(data->fan[nr]));
1030}
1031
1032static ssize_t show_fan16_min(struct device *dev, struct device_attribute *attr,
1033 char *buf)
1034{
1035 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1036 int nr = sensor_attr->index;
1037 struct it87_data *data = it87_update_device(dev);
1038 return sprintf(buf, "%d\n", FAN16_FROM_REG(data->fan_min[nr]));
1039}
1040
1041static ssize_t set_fan16_min(struct device *dev, struct device_attribute *attr,
1042 const char *buf, size_t count)
1043{
1044 struct sensor_device_attribute *sensor_attr = to_sensor_dev_attr(attr);
1045 int nr = sensor_attr->index;
b74f3fdd 1046 struct it87_data *data = dev_get_drvdata(dev);
f5f64501
JD		 1047 long val;
1048
1049 if (strict_strtol(buf, 10, &val) < 0)
1050 return -EINVAL;
17d648bf
JD		 1051
1052 mutex_lock(&data->update_lock);
1053 data->fan_min[nr] = FAN16_TO_REG(val);
c7f1f716 1054 it87_write_value(data, IT87_REG_FAN_MIN[nr],
17d648bf 1055 data->fan_min[nr] & 0xff);
c7f1f716 1056 it87_write_value(data, IT87_REG_FANX_MIN[nr],
17d648bf
JD		 1057 data->fan_min[nr] >> 8);
1058 mutex_unlock(&data->update_lock);
1059 return count;
1060}
1061
1062/* We want to use the same sysfs file names as 8-bit fans, but we need
1063 different variable names, so we have to use SENSOR_ATTR instead of
1064 SENSOR_DEVICE_ATTR. */
1065#define show_fan16_offset(offset) \
1066static struct sensor_device_attribute sensor_dev_attr_fan##offset##_input16 \
1067 = SENSOR_ATTR(fan##offset##_input, S_IRUGO, \
1068 show_fan16, NULL, offset - 1); \
1069static struct sensor_device_attribute sensor_dev_attr_fan##offset##_min16 \
1070 = SENSOR_ATTR(fan##offset##_min, S_IRUGO | S_IWUSR, \
1071 show_fan16_min, set_fan16_min, offset - 1)
1072
1073show_fan16_offset(1);
1074show_fan16_offset(2);
1075show_fan16_offset(3);
c7f1f716
JD		 1076show_fan16_offset(4);
1077show_fan16_offset(5);
17d648bf 1078
1da177e4 1079/* Alarms */
5f2dc798
JD		 1080static ssize_t show_alarms(struct device *dev, struct device_attribute *attr,
1081 char *buf)
1da177e4
LT		 1082{
1083 struct it87_data *data = it87_update_device(dev);
68188ba7 1084 return sprintf(buf, "%u\n", data->alarms);
1da177e4 1085}
1d66c64c 1086static DEVICE_ATTR(alarms, S_IRUGO, show_alarms, NULL);
1da177e4 1087
0124dd78
JD		 1088static ssize_t show_alarm(struct device *dev, struct device_attribute *attr,
1089 char *buf)
1090{
1091 int bitnr = to_sensor_dev_attr(attr)->index;
1092 struct it87_data *data = it87_update_device(dev);
1093 return sprintf(buf, "%u\n", (data->alarms >> bitnr) & 1);
1094}
1095static SENSOR_DEVICE_ATTR(in0_alarm, S_IRUGO, show_alarm, NULL, 8);
1096static SENSOR_DEVICE_ATTR(in1_alarm, S_IRUGO, show_alarm, NULL, 9);
1097static SENSOR_DEVICE_ATTR(in2_alarm, S_IRUGO, show_alarm, NULL, 10);
1098static SENSOR_DEVICE_ATTR(in3_alarm, S_IRUGO, show_alarm, NULL, 11);
1099static SENSOR_DEVICE_ATTR(in4_alarm, S_IRUGO, show_alarm, NULL, 12);
1100static SENSOR_DEVICE_ATTR(in5_alarm, S_IRUGO, show_alarm, NULL, 13);
1101static SENSOR_DEVICE_ATTR(in6_alarm, S_IRUGO, show_alarm, NULL, 14);
1102static SENSOR_DEVICE_ATTR(in7_alarm, S_IRUGO, show_alarm, NULL, 15);
1103static SENSOR_DEVICE_ATTR(fan1_alarm, S_IRUGO, show_alarm, NULL, 0);
1104static SENSOR_DEVICE_ATTR(fan2_alarm, S_IRUGO, show_alarm, NULL, 1);
1105static SENSOR_DEVICE_ATTR(fan3_alarm, S_IRUGO, show_alarm, NULL, 2);
1106static SENSOR_DEVICE_ATTR(fan4_alarm, S_IRUGO, show_alarm, NULL, 3);
1107static SENSOR_DEVICE_ATTR(fan5_alarm, S_IRUGO, show_alarm, NULL, 6);
1108static SENSOR_DEVICE_ATTR(temp1_alarm, S_IRUGO, show_alarm, NULL, 16);
1109static SENSOR_DEVICE_ATTR(temp2_alarm, S_IRUGO, show_alarm, NULL, 17);
1110static SENSOR_DEVICE_ATTR(temp3_alarm, S_IRUGO, show_alarm, NULL, 18);
1111
d9b327c3
JD		 1112static ssize_t show_beep(struct device *dev, struct device_attribute *attr,
1113 char *buf)
1114{
1115 int bitnr = to_sensor_dev_attr(attr)->index;
1116 struct it87_data *data = it87_update_device(dev);
1117 return sprintf(buf, "%u\n", (data->beeps >> bitnr) & 1);
1118}
1119static ssize_t set_beep(struct device *dev, struct device_attribute *attr,
1120 const char *buf, size_t count)
1121{
1122 int bitnr = to_sensor_dev_attr(attr)->index;
1123 struct it87_data *data = dev_get_drvdata(dev);
1124 long val;
1125
1126 if (strict_strtol(buf, 10, &val) < 0
1127 || (val != 0 && val != 1))
1128 return -EINVAL;
1129
1130 mutex_lock(&data->update_lock);
1131 data->beeps = it87_read_value(data, IT87_REG_BEEP_ENABLE);
1132 if (val)
1133 data->beeps |= (1 << bitnr);
1134 else
1135 data->beeps &= ~(1 << bitnr);
1136 it87_write_value(data, IT87_REG_BEEP_ENABLE, data->beeps);
1137 mutex_unlock(&data->update_lock);
1138 return count;
1139}
1140
1141static SENSOR_DEVICE_ATTR(in0_beep, S_IRUGO | S_IWUSR,
1142 show_beep, set_beep, 1);
1143static SENSOR_DEVICE_ATTR(in1_beep, S_IRUGO, show_beep, NULL, 1);
1144static SENSOR_DEVICE_ATTR(in2_beep, S_IRUGO, show_beep, NULL, 1);
1145static SENSOR_DEVICE_ATTR(in3_beep, S_IRUGO, show_beep, NULL, 1);
1146static SENSOR_DEVICE_ATTR(in4_beep, S_IRUGO, show_beep, NULL, 1);
1147static SENSOR_DEVICE_ATTR(in5_beep, S_IRUGO, show_beep, NULL, 1);
1148static SENSOR_DEVICE_ATTR(in6_beep, S_IRUGO, show_beep, NULL, 1);
1149static SENSOR_DEVICE_ATTR(in7_beep, S_IRUGO, show_beep, NULL, 1);
1150/* fanX_beep writability is set later */
1151static SENSOR_DEVICE_ATTR(fan1_beep, S_IRUGO, show_beep, set_beep, 0);
1152static SENSOR_DEVICE_ATTR(fan2_beep, S_IRUGO, show_beep, set_beep, 0);
1153static SENSOR_DEVICE_ATTR(fan3_beep, S_IRUGO, show_beep, set_beep, 0);
1154static SENSOR_DEVICE_ATTR(fan4_beep, S_IRUGO, show_beep, set_beep, 0);
1155static SENSOR_DEVICE_ATTR(fan5_beep, S_IRUGO, show_beep, set_beep, 0);
1156static SENSOR_DEVICE_ATTR(temp1_beep, S_IRUGO | S_IWUSR,
1157 show_beep, set_beep, 2);
1158static SENSOR_DEVICE_ATTR(temp2_beep, S_IRUGO, show_beep, NULL, 2);
1159static SENSOR_DEVICE_ATTR(temp3_beep, S_IRUGO, show_beep, NULL, 2);
1160
5f2dc798
JD		 1161static ssize_t show_vrm_reg(struct device *dev, struct device_attribute *attr,
1162 char *buf)
1da177e4 1163{
90d6619a 1164 struct it87_data *data = dev_get_drvdata(dev);
a7be58a1 1165 return sprintf(buf, "%u\n", data->vrm);
1da177e4 1166}
5f2dc798
JD		 1167static ssize_t store_vrm_reg(struct device *dev, struct device_attribute *attr,
1168 const char *buf, size_t count)
1da177e4 1169{
b74f3fdd 1170 struct it87_data *data = dev_get_drvdata(dev);
f5f64501
JD		 1171 unsigned long val;
1172
1173 if (strict_strtoul(buf, 10, &val) < 0)
1174 return -EINVAL;
1da177e4 1175
1da177e4
LT		 1176 data->vrm = val;
1177
1178 return count;
1179}
1180static DEVICE_ATTR(vrm, S_IRUGO | S_IWUSR, show_vrm_reg, store_vrm_reg);
1da177e4 1181
5f2dc798
JD		 1182static ssize_t show_vid_reg(struct device *dev, struct device_attribute *attr,
1183 char *buf)
1da177e4
LT		 1184{
1185 struct it87_data *data = it87_update_device(dev);
1186 return sprintf(buf, "%ld\n", (long) vid_from_reg(data->vid, data->vrm));
1187}
1188static DEVICE_ATTR(cpu0_vid, S_IRUGO, show_vid_reg, NULL);
87808be4 1189
b74f3fdd 1190static ssize_t show_name(struct device *dev, struct device_attribute
1191 *devattr, char *buf)
1192{
1193 struct it87_data *data = dev_get_drvdata(dev);
1194 return sprintf(buf, "%s\n", data->name);
1195}
1196static DEVICE_ATTR(name, S_IRUGO, show_name, NULL);
1197
87808be4
JD		 1198static struct attribute *it87_attributes[] = {
1199 &sensor_dev_attr_in0_input.dev_attr.attr,
1200 &sensor_dev_attr_in1_input.dev_attr.attr,
1201 &sensor_dev_attr_in2_input.dev_attr.attr,
1202 &sensor_dev_attr_in3_input.dev_attr.attr,
1203 &sensor_dev_attr_in4_input.dev_attr.attr,
1204 &sensor_dev_attr_in5_input.dev_attr.attr,
1205 &sensor_dev_attr_in6_input.dev_attr.attr,
1206 &sensor_dev_attr_in7_input.dev_attr.attr,
1207 &sensor_dev_attr_in8_input.dev_attr.attr,
1208 &sensor_dev_attr_in0_min.dev_attr.attr,
1209 &sensor_dev_attr_in1_min.dev_attr.attr,
1210 &sensor_dev_attr_in2_min.dev_attr.attr,
1211 &sensor_dev_attr_in3_min.dev_attr.attr,
1212 &sensor_dev_attr_in4_min.dev_attr.attr,
1213 &sensor_dev_attr_in5_min.dev_attr.attr,
1214 &sensor_dev_attr_in6_min.dev_attr.attr,
1215 &sensor_dev_attr_in7_min.dev_attr.attr,
1216 &sensor_dev_attr_in0_max.dev_attr.attr,
1217 &sensor_dev_attr_in1_max.dev_attr.attr,
1218 &sensor_dev_attr_in2_max.dev_attr.attr,
1219 &sensor_dev_attr_in3_max.dev_attr.attr,
1220 &sensor_dev_attr_in4_max.dev_attr.attr,
1221 &sensor_dev_attr_in5_max.dev_attr.attr,
1222 &sensor_dev_attr_in6_max.dev_attr.attr,
1223 &sensor_dev_attr_in7_max.dev_attr.attr,
0124dd78
JD		 1224 &sensor_dev_attr_in0_alarm.dev_attr.attr,
1225 &sensor_dev_attr_in1_alarm.dev_attr.attr,
1226 &sensor_dev_attr_in2_alarm.dev_attr.attr,
1227 &sensor_dev_attr_in3_alarm.dev_attr.attr,
1228 &sensor_dev_attr_in4_alarm.dev_attr.attr,
1229 &sensor_dev_attr_in5_alarm.dev_attr.attr,
1230 &sensor_dev_attr_in6_alarm.dev_attr.attr,
1231 &sensor_dev_attr_in7_alarm.dev_attr.attr,
87808be4
JD		 1232
1233 &sensor_dev_attr_temp1_input.dev_attr.attr,
1234 &sensor_dev_attr_temp2_input.dev_attr.attr,
1235 &sensor_dev_attr_temp3_input.dev_attr.attr,
1236 &sensor_dev_attr_temp1_max.dev_attr.attr,
1237 &sensor_dev_attr_temp2_max.dev_attr.attr,
1238 &sensor_dev_attr_temp3_max.dev_attr.attr,
1239 &sensor_dev_attr_temp1_min.dev_attr.attr,
1240 &sensor_dev_attr_temp2_min.dev_attr.attr,
1241 &sensor_dev_attr_temp3_min.dev_attr.attr,
1242 &sensor_dev_attr_temp1_type.dev_attr.attr,
1243 &sensor_dev_attr_temp2_type.dev_attr.attr,
1244 &sensor_dev_attr_temp3_type.dev_attr.attr,
0124dd78
JD		 1245 &sensor_dev_attr_temp1_alarm.dev_attr.attr,
1246 &sensor_dev_attr_temp2_alarm.dev_attr.attr,
1247 &sensor_dev_attr_temp3_alarm.dev_attr.attr,
87808be4
JD		 1248
1249 &dev_attr_alarms.attr,
b74f3fdd 1250 &dev_attr_name.attr,
87808be4
JD		 1251 NULL
1252};
1253
1254static const struct attribute_group it87_group = {
1255 .attrs = it87_attributes,
1256};
1257
d9b327c3
JD		 1258static struct attribute *it87_attributes_beep[] = {
1259 &sensor_dev_attr_in0_beep.dev_attr.attr,
1260 &sensor_dev_attr_in1_beep.dev_attr.attr,
1261 &sensor_dev_attr_in2_beep.dev_attr.attr,
1262 &sensor_dev_attr_in3_beep.dev_attr.attr,
1263 &sensor_dev_attr_in4_beep.dev_attr.attr,
1264 &sensor_dev_attr_in5_beep.dev_attr.attr,
1265 &sensor_dev_attr_in6_beep.dev_attr.attr,
1266 &sensor_dev_attr_in7_beep.dev_attr.attr,
1267
1268 &sensor_dev_attr_temp1_beep.dev_attr.attr,
1269 &sensor_dev_attr_temp2_beep.dev_attr.attr,
1270 &sensor_dev_attr_temp3_beep.dev_attr.attr,
1271 NULL
1272};
1273
1274static const struct attribute_group it87_group_beep = {
1275 .attrs = it87_attributes_beep,
1276};
1277
723a0aa0 1278static struct attribute *it87_attributes_fan16[5][3+1] = { {
87808be4
JD		 1279 &sensor_dev_attr_fan1_input16.dev_attr.attr,
1280 &sensor_dev_attr_fan1_min16.dev_attr.attr,
723a0aa0
JD		 1281 &sensor_dev_attr_fan1_alarm.dev_attr.attr,
1282 NULL
1283}, {
87808be4
JD		 1284 &sensor_dev_attr_fan2_input16.dev_attr.attr,
1285 &sensor_dev_attr_fan2_min16.dev_attr.attr,
723a0aa0
JD		 1286 &sensor_dev_attr_fan2_alarm.dev_attr.attr,
1287 NULL
1288}, {
87808be4
JD		 1289 &sensor_dev_attr_fan3_input16.dev_attr.attr,
1290 &sensor_dev_attr_fan3_min16.dev_attr.attr,
723a0aa0
JD		 1291 &sensor_dev_attr_fan3_alarm.dev_attr.attr,
1292 NULL
1293}, {
c7f1f716
JD		 1294 &sensor_dev_attr_fan4_input16.dev_attr.attr,
1295 &sensor_dev_attr_fan4_min16.dev_attr.attr,
723a0aa0
JD		 1296 &sensor_dev_attr_fan4_alarm.dev_attr.attr,
1297 NULL
1298}, {
c7f1f716
JD		 1299 &sensor_dev_attr_fan5_input16.dev_attr.attr,
1300 &sensor_dev_attr_fan5_min16.dev_attr.attr,
723a0aa0
JD		 1301 &sensor_dev_attr_fan5_alarm.dev_attr.attr,
1302 NULL
1303} };
1304
1305static const struct attribute_group it87_group_fan16[5] = {
1306 { .attrs = it87_attributes_fan16[0] },
1307 { .attrs = it87_attributes_fan16[1] },
1308 { .attrs = it87_attributes_fan16[2] },
1309 { .attrs = it87_attributes_fan16[3] },
1310 { .attrs = it87_attributes_fan16[4] },
1311};
87808be4 1312
723a0aa0 1313static struct attribute *it87_attributes_fan[3][4+1] = { {
87808be4
JD		 1314 &sensor_dev_attr_fan1_input.dev_attr.attr,
1315 &sensor_dev_attr_fan1_min.dev_attr.attr,
1316 &sensor_dev_attr_fan1_div.dev_attr.attr,
723a0aa0
JD		 1317 &sensor_dev_attr_fan1_alarm.dev_attr.attr,
1318 NULL
1319}, {
87808be4
JD		 1320 &sensor_dev_attr_fan2_input.dev_attr.attr,
1321 &sensor_dev_attr_fan2_min.dev_attr.attr,
1322 &sensor_dev_attr_fan2_div.dev_attr.attr,
723a0aa0
JD		 1323 &sensor_dev_attr_fan2_alarm.dev_attr.attr,
1324 NULL
1325}, {
87808be4
JD		 1326 &sensor_dev_attr_fan3_input.dev_attr.attr,
1327 &sensor_dev_attr_fan3_min.dev_attr.attr,
1328 &sensor_dev_attr_fan3_div.dev_attr.attr,
0124dd78 1329 &sensor_dev_attr_fan3_alarm.dev_attr.attr,
723a0aa0
JD		 1330 NULL
1331} };
1332
1333static const struct attribute_group it87_group_fan[3] = {
1334 { .attrs = it87_attributes_fan[0] },
1335 { .attrs = it87_attributes_fan[1] },
1336 { .attrs = it87_attributes_fan[2] },
1337};
1338
1339static const struct attribute_group *
1340it87_get_fan_group(const struct it87_data *data)
1341{
1342 return has_16bit_fans(data) ? it87_group_fan16 : it87_group_fan;
1343}
0124dd78 1344
723a0aa0 1345static struct attribute *it87_attributes_pwm[3][4+1] = { {
87808be4 1346 &sensor_dev_attr_pwm1_enable.dev_attr.attr,
87808be4 1347 &sensor_dev_attr_pwm1.dev_attr.attr,
d5b0b5d6 1348 &dev_attr_pwm1_freq.attr,
94ac7ee6 1349 &sensor_dev_attr_pwm1_auto_channels_temp.dev_attr.attr,
723a0aa0
JD		 1350 NULL
1351}, {
1352 &sensor_dev_attr_pwm2_enable.dev_attr.attr,
1353 &sensor_dev_attr_pwm2.dev_attr.attr,
1354 &dev_attr_pwm2_freq.attr,
94ac7ee6 1355 &sensor_dev_attr_pwm2_auto_channels_temp.dev_attr.attr,
723a0aa0
JD		 1356 NULL
1357}, {
1358 &sensor_dev_attr_pwm3_enable.dev_attr.attr,
1359 &sensor_dev_attr_pwm3.dev_attr.attr,
1360 &dev_attr_pwm3_freq.attr,
94ac7ee6 1361 &sensor_dev_attr_pwm3_auto_channels_temp.dev_attr.attr,
723a0aa0
JD		 1362 NULL
1363} };
87808be4 1364
723a0aa0
JD		 1365static const struct attribute_group it87_group_pwm[3] = {
1366 { .attrs = it87_attributes_pwm[0] },
1367 { .attrs = it87_attributes_pwm[1] },
1368 { .attrs = it87_attributes_pwm[2] },
1369};
1370
4f3f51bc
JD		 1371static struct attribute *it87_attributes_autopwm[3][9+1] = { {
1372 &sensor_dev_attr_pwm1_auto_point1_pwm.dev_attr.attr,
1373 &sensor_dev_attr_pwm1_auto_point2_pwm.dev_attr.attr,
1374 &sensor_dev_attr_pwm1_auto_point3_pwm.dev_attr.attr,
1375 &sensor_dev_attr_pwm1_auto_point4_pwm.dev_attr.attr,
1376 &sensor_dev_attr_pwm1_auto_point1_temp.dev_attr.attr,
1377 &sensor_dev_attr_pwm1_auto_point1_temp_hyst.dev_attr.attr,
1378 &sensor_dev_attr_pwm1_auto_point2_temp.dev_attr.attr,
1379 &sensor_dev_attr_pwm1_auto_point3_temp.dev_attr.attr,
1380 &sensor_dev_attr_pwm1_auto_point4_temp.dev_attr.attr,
1381 NULL
1382}, {
1383 &sensor_dev_attr_pwm2_auto_point1_pwm.dev_attr.attr,
1384 &sensor_dev_attr_pwm2_auto_point2_pwm.dev_attr.attr,
1385 &sensor_dev_attr_pwm2_auto_point3_pwm.dev_attr.attr,
1386 &sensor_dev_attr_pwm2_auto_point4_pwm.dev_attr.attr,
1387 &sensor_dev_attr_pwm2_auto_point1_temp.dev_attr.attr,
1388 &sensor_dev_attr_pwm2_auto_point1_temp_hyst.dev_attr.attr,
1389 &sensor_dev_attr_pwm2_auto_point2_temp.dev_attr.attr,
1390 &sensor_dev_attr_pwm2_auto_point3_temp.dev_attr.attr,
1391 &sensor_dev_attr_pwm2_auto_point4_temp.dev_attr.attr,
1392 NULL
1393}, {
1394 &sensor_dev_attr_pwm3_auto_point1_pwm.dev_attr.attr,
1395 &sensor_dev_attr_pwm3_auto_point2_pwm.dev_attr.attr,
1396 &sensor_dev_attr_pwm3_auto_point3_pwm.dev_attr.attr,
1397 &sensor_dev_attr_pwm3_auto_point4_pwm.dev_attr.attr,
1398 &sensor_dev_attr_pwm3_auto_point1_temp.dev_attr.attr,
1399 &sensor_dev_attr_pwm3_auto_point1_temp_hyst.dev_attr.attr,
1400 &sensor_dev_attr_pwm3_auto_point2_temp.dev_attr.attr,
1401 &sensor_dev_attr_pwm3_auto_point3_temp.dev_attr.attr,
1402 &sensor_dev_attr_pwm3_auto_point4_temp.dev_attr.attr,
1403 NULL
1404} };
1405
1406static const struct attribute_group it87_group_autopwm[3] = {
1407 { .attrs = it87_attributes_autopwm[0] },
1408 { .attrs = it87_attributes_autopwm[1] },
1409 { .attrs = it87_attributes_autopwm[2] },
1410};
1411
d9b327c3
JD		 1412static struct attribute *it87_attributes_fan_beep[] = {
1413 &sensor_dev_attr_fan1_beep.dev_attr.attr,
1414 &sensor_dev_attr_fan2_beep.dev_attr.attr,
1415 &sensor_dev_attr_fan3_beep.dev_attr.attr,
1416 &sensor_dev_attr_fan4_beep.dev_attr.attr,
1417 &sensor_dev_attr_fan5_beep.dev_attr.attr,
1418};
1419
6a8d7acf 1420static struct attribute *it87_attributes_vid[] = {
87808be4
JD		 1421 &dev_attr_vrm.attr,
1422 &dev_attr_cpu0_vid.attr,
1423 NULL
1424};
1425
6a8d7acf
JD		 1426static const struct attribute_group it87_group_vid = {
1427 .attrs = it87_attributes_vid,
87808be4 1428};
1da177e4 1429
2d8672c5 1430/* SuperIO detection - will change isa_address if a chip is found */
b74f3fdd 1431static int __init it87_find(unsigned short *address,
1432 struct it87_sio_data *sio_data)
1da177e4
LT		 1433{
1434 int err = -ENODEV;
b74f3fdd 1435 u16 chip_type;
98dd22c3 1436 const char *board_vendor, *board_name;
1da177e4
LT		 1437
1438 superio_enter();
67b671bc 1439 chip_type = force_id ? force_id : superio_inw(DEVID);
b74f3fdd 1440
1441 switch (chip_type) {
1442 case IT8705F_DEVID:
1443 sio_data->type = it87;
1444 break;
1445 case IT8712F_DEVID:
1446 sio_data->type = it8712;
1447 break;
1448 case IT8716F_DEVID:
1449 case IT8726F_DEVID:
1450 sio_data->type = it8716;
1451 break;
1452 case IT8718F_DEVID:
1453 sio_data->type = it8718;
1454 break;
b4da93e4
JMS		 1455 case IT8720F_DEVID:
1456 sio_data->type = it8720;
1457 break;
b74f3fdd 1458 case 0xffff: /* No device at all */
1459 goto exit;
1460 default:
1461 pr_debug(DRVNAME ": Unsupported chip (DEVID=0x%x)\n",
1462 chip_type);
1463 goto exit;
1464 }
1da177e4 1465
87673dd7 1466 superio_select(PME);
1da177e4
LT		 1467 if (!(superio_inb(IT87_ACT_REG) & 0x01)) {
1468 pr_info("it87: Device not activated, skipping\n");
1469 goto exit;
1470 }
1471
1472 *address = superio_inw(IT87_BASE_REG) & ~(IT87_EXTENT - 1);
1473 if (*address == 0) {
1474 pr_info("it87: Base address not set, skipping\n");
1475 goto exit;
1476 }
1477
1478 err = 0;
0475169c 1479 sio_data->revision = superio_inb(DEVREV) & 0x0f;
1da177e4 1480 pr_info("it87: Found IT%04xF chip at 0x%x, revision %d\n",
0475169c 1481 chip_type, *address, sio_data->revision);
1da177e4 1482
87673dd7 1483 /* Read GPIO config and VID value from LDN 7 (GPIO) */
895ff267
JD		 1484 if (sio_data->type == it87) {
1485 /* The IT8705F doesn't have VID pins at all */
1486 sio_data->skip_vid = 1;
d9b327c3
JD		 1487
1488 /* The IT8705F has a different LD number for GPIO */
1489 superio_select(5);
1490 sio_data->beep_pin = superio_inb(IT87_SIO_BEEP_PIN_REG) & 0x3f;
895ff267 1491 } else {
87673dd7
JD		 1492 int reg;
1493
1494 superio_select(GPIO);
895ff267
JD		 1495 /* We need at least 4 VID pins */
1496 reg = superio_inb(IT87_SIO_GPIO3_REG);
1497 if (reg & 0x0f) {
1498 pr_info("it87: VID is disabled (pins used for GPIO)\n");
1499 sio_data->skip_vid = 1;
1500 }
1501
591ec650
JD		 1502 /* Check if fan3 is there or not */
1503 if (reg & (1 << 6))
1504 sio_data->skip_pwm |= (1 << 2);
1505 if (reg & (1 << 7))
1506 sio_data->skip_fan |= (1 << 2);
1507
1508 /* Check if fan2 is there or not */
1509 reg = superio_inb(IT87_SIO_GPIO5_REG);
1510 if (reg & (1 << 1))
1511 sio_data->skip_pwm |= (1 << 1);
1512 if (reg & (1 << 2))
1513 sio_data->skip_fan |= (1 << 1);
1514
895ff267
JD		 1515 if ((sio_data->type == it8718 || sio_data->type == it8720)
1516 && !(sio_data->skip_vid))
b74f3fdd 1517 sio_data->vid_value = superio_inb(IT87_SIO_VID_REG);
87673dd7
JD		 1518
1519 reg = superio_inb(IT87_SIO_PINX2_REG);
1520 if (reg & (1 << 0))
1521 pr_info("it87: in3 is VCC (+5V)\n");
1522 if (reg & (1 << 1))
1523 pr_info("it87: in7 is VCCH (+5V Stand-By)\n");
d9b327c3
JD		 1524
1525 sio_data->beep_pin = superio_inb(IT87_SIO_BEEP_PIN_REG) & 0x3f;
87673dd7 1526 }
d9b327c3
JD		 1527 if (sio_data->beep_pin)
1528 pr_info("it87: Beeping is supported\n");
87673dd7 1529
98dd22c3
JD		 1530 /* Disable specific features based on DMI strings */
1531 board_vendor = dmi_get_system_info(DMI_BOARD_VENDOR);
1532 board_name = dmi_get_system_info(DMI_BOARD_NAME);
1533 if (board_vendor && board_name) {
1534 if (strcmp(board_vendor, "nVIDIA") == 0
1535 && strcmp(board_name, "FN68PT") == 0) {
1536 /* On the Shuttle SN68PT, FAN_CTL2 is apparently not
1537 connected to a fan, but to something else. One user
1538 has reported instant system power-off when changing
1539 the PWM2 duty cycle, so we disable it.
1540 I use the board name string as the trigger in case
1541 the same board is ever used in other systems. */
1542 pr_info("it87: Disabling pwm2 due to "
1543 "hardware constraints\n");
1544 sio_data->skip_pwm = (1 << 1);
1545 }
1546 }
1547
1da177e4
LT		 1548exit:
1549 superio_exit();
1550 return err;
1551}
1552
723a0aa0
JD		 1553static void it87_remove_files(struct device *dev)
1554{
1555 struct it87_data *data = platform_get_drvdata(pdev);
1556 struct it87_sio_data *sio_data = dev->platform_data;
1557 const struct attribute_group *fan_group = it87_get_fan_group(data);
1558 int i;
1559
1560 sysfs_remove_group(&dev->kobj, &it87_group);
d9b327c3
JD		 1561 if (sio_data->beep_pin)
1562 sysfs_remove_group(&dev->kobj, &it87_group_beep);
723a0aa0
JD		 1563 for (i = 0; i < 5; i++) {
1564 if (!(data->has_fan & (1 << i)))
1565 continue;
1566 sysfs_remove_group(&dev->kobj, &fan_group[i]);
d9b327c3
JD		 1567 if (sio_data->beep_pin)
1568 sysfs_remove_file(&dev->kobj,
1569 it87_attributes_fan_beep[i]);
723a0aa0
JD		 1570 }
1571 for (i = 0; i < 3; i++) {
1572 if (sio_data->skip_pwm & (1 << 0))
1573 continue;
1574 sysfs_remove_group(&dev->kobj, &it87_group_pwm[i]);
4f3f51bc
JD		 1575 if (has_old_autopwm(data))
1576 sysfs_remove_group(&dev->kobj,
1577 &it87_group_autopwm[i]);
723a0aa0 1578 }
6a8d7acf
JD		 1579 if (!sio_data->skip_vid)
1580 sysfs_remove_group(&dev->kobj, &it87_group_vid);
723a0aa0
JD		 1581}
1582
b74f3fdd 1583static int __devinit it87_probe(struct platform_device *pdev)
1da177e4 1584{
1da177e4 1585 struct it87_data *data;
b74f3fdd 1586 struct resource *res;
1587 struct device *dev = &pdev->dev;
1588 struct it87_sio_data *sio_data = dev->platform_data;
723a0aa0
JD		 1589 const struct attribute_group *fan_group;
1590 int err = 0, i;
1da177e4 1591 int enable_pwm_interface;
d9b327c3 1592 int fan_beep_need_rw;
b74f3fdd 1593 static const char *names[] = {
1594 "it87",
1595 "it8712",
1596 "it8716",
1597 "it8718",
b4da93e4 1598 "it8720",
b74f3fdd 1599 };
1600
1601 res = platform_get_resource(pdev, IORESOURCE_IO, 0);
87b4b663 1602 if (!request_region(res->start, IT87_EC_EXTENT, DRVNAME)) {
b74f3fdd 1603 dev_err(dev, "Failed to request region 0x%lx-0x%lx\n",
1604 (unsigned long)res->start,
87b4b663 1605 (unsigned long)(res->start + IT87_EC_EXTENT - 1));
8e9afcbb
JD		 1606 err = -EBUSY;
1607 goto ERROR0;
1608 }
1da177e4 1609
5f2dc798
JD		 1610 data = kzalloc(sizeof(struct it87_data), GFP_KERNEL);
1611 if (!data) {
1da177e4
LT		 1612 err = -ENOMEM;
1613 goto ERROR1;
1614 }
1da177e4 1615
b74f3fdd 1616 data->addr = res->start;
1617 data->type = sio_data->type;
0475169c 1618 data->revision = sio_data->revision;
b74f3fdd 1619 data->name = names[sio_data->type];
1da177e4
LT		 1620
1621 /* Now, we do the remaining detection. */
b74f3fdd 1622 if ((it87_read_value(data, IT87_REG_CONFIG) & 0x80)
1623 || it87_read_value(data, IT87_REG_CHIPID) != 0x90) {
8e9afcbb
JD		 1624 err = -ENODEV;
1625 goto ERROR2;
1da177e4
LT		 1626 }
1627
b74f3fdd 1628 platform_set_drvdata(pdev, data);
1da177e4 1629
9a61bf63 1630 mutex_init(&data->update_lock);
1da177e4 1631
1da177e4 1632 /* Check PWM configuration */
b74f3fdd 1633 enable_pwm_interface = it87_check_pwm(dev);
1da177e4
LT		 1634
1635 /* Initialize the IT87 chip */
b74f3fdd 1636 it87_init_device(pdev);
1da177e4
LT		 1637
1638 /* Register sysfs hooks */
5f2dc798
JD		 1639 err = sysfs_create_group(&dev->kobj, &it87_group);
1640 if (err)
b74f3fdd 1641 goto ERROR2;
17d648bf 1642
d9b327c3
JD		 1643 if (sio_data->beep_pin) {
1644 err = sysfs_create_group(&dev->kobj, &it87_group_beep);
1645 if (err)
1646 goto ERROR4;
1647 }
1648
9060f8bd 1649 /* Do not create fan files for disabled fans */
723a0aa0 1650 fan_group = it87_get_fan_group(data);
d9b327c3 1651 fan_beep_need_rw = 1;
723a0aa0
JD		 1652 for (i = 0; i < 5; i++) {
1653 if (!(data->has_fan & (1 << i)))
1654 continue;
1655 err = sysfs_create_group(&dev->kobj, &fan_group[i]);
1656 if (err)
1657 goto ERROR4;
d9b327c3
JD		 1658
1659 if (sio_data->beep_pin) {
1660 err = sysfs_create_file(&dev->kobj,
1661 it87_attributes_fan_beep[i]);
1662 if (err)
1663 goto ERROR4;
1664 if (!fan_beep_need_rw)
1665 continue;
1666
1667 /* As we have a single beep enable bit for all fans,
1668 * only the first enabled fan has a writable attribute
1669 * for it. */
1670 if (sysfs_chmod_file(&dev->kobj,
1671 it87_attributes_fan_beep[i],
1672 S_IRUGO | S_IWUSR))
1673 dev_dbg(dev, "chmod +w fan%d_beep failed\n",
1674 i + 1);
1675 fan_beep_need_rw = 0;
1676 }
17d648bf
JD		 1677 }
1678
1da177e4 1679 if (enable_pwm_interface) {
723a0aa0
JD		 1680 for (i = 0; i < 3; i++) {
1681 if (sio_data->skip_pwm & (1 << i))
1682 continue;
1683 err = sysfs_create_group(&dev->kobj,
1684 &it87_group_pwm[i]);
1685 if (err)
98dd22c3 1686 goto ERROR4;
4f3f51bc
JD		 1687
1688 if (!has_old_autopwm(data))
1689 continue;
1690 err = sysfs_create_group(&dev->kobj,
1691 &it87_group_autopwm[i]);
1692 if (err)
1693 goto ERROR4;
98dd22c3 1694 }
1da177e4
LT		 1695 }
1696
895ff267 1697 if (!sio_data->skip_vid) {
303760b4 1698 data->vrm = vid_which_vrm();
87673dd7 1699 /* VID reading from Super-I/O config space if available */
b74f3fdd 1700 data->vid = sio_data->vid_value;
6a8d7acf
JD		 1701 err = sysfs_create_group(&dev->kobj, &it87_group_vid);
1702 if (err)
87808be4
JD		 1703 goto ERROR4;
1704 }
1705
1beeffe4
TJ		 1706 data->hwmon_dev = hwmon_device_register(dev);
1707 if (IS_ERR(data->hwmon_dev)) {
1708 err = PTR_ERR(data->hwmon_dev);
87808be4 1709 goto ERROR4;
1da177e4
LT		 1710 }
1711
1712 return 0;
1713
87808be4 1714ERROR4:
723a0aa0 1715 it87_remove_files(dev);
1da177e4 1716ERROR2:
b74f3fdd 1717 platform_set_drvdata(pdev, NULL);
1da177e4
LT		 1718 kfree(data);
1719ERROR1:
87b4b663 1720 release_region(res->start, IT87_EC_EXTENT);
1da177e4
LT		 1721ERROR0:
1722 return err;
1723}
1724
b74f3fdd 1725static int __devexit it87_remove(struct platform_device *pdev)
1da177e4 1726{
b74f3fdd 1727 struct it87_data *data = platform_get_drvdata(pdev);
1da177e4 1728
1beeffe4 1729 hwmon_device_unregister(data->hwmon_dev);
723a0aa0 1730 it87_remove_files(&pdev->dev);
943b0830 1731
87b4b663 1732 release_region(data->addr, IT87_EC_EXTENT);
b74f3fdd 1733 platform_set_drvdata(pdev, NULL);
943b0830 1734 kfree(data);
1da177e4
LT		 1735
1736 return 0;
1737}
1738
7f999aa7 1739/* Must be called with data->update_lock held, except during initialization.
1da177e4
LT		 1740 We ignore the IT87 BUSY flag at this moment - it could lead to deadlocks,
1741 would slow down the IT87 access and should not be necessary. */
b74f3fdd 1742static int it87_read_value(struct it87_data *data, u8 reg)
1da177e4 1743{
b74f3fdd 1744 outb_p(reg, data->addr + IT87_ADDR_REG_OFFSET);
1745 return inb_p(data->addr + IT87_DATA_REG_OFFSET);
1da177e4
LT		 1746}
1747
7f999aa7 1748/* Must be called with data->update_lock held, except during initialization.
1da177e4
LT		 1749 We ignore the IT87 BUSY flag at this moment - it could lead to deadlocks,
1750 would slow down the IT87 access and should not be necessary. */
b74f3fdd 1751static void it87_write_value(struct it87_data *data, u8 reg, u8 value)
1da177e4 1752{
b74f3fdd 1753 outb_p(reg, data->addr + IT87_ADDR_REG_OFFSET);
1754 outb_p(value, data->addr + IT87_DATA_REG_OFFSET);
1da177e4
LT		 1755}
1756
1757/* Return 1 if and only if the PWM interface is safe to use */
b74f3fdd 1758static int __devinit it87_check_pwm(struct device *dev)
1da177e4 1759{
b74f3fdd 1760 struct it87_data *data = dev_get_drvdata(dev);
1da177e4
LT		 1761 /* Some BIOSes fail to correctly configure the IT87 fans. All fans off
1762 * and polarity set to active low is sign that this is the case so we
1763 * disable pwm control to protect the user. */
b74f3fdd 1764 int tmp = it87_read_value(data, IT87_REG_FAN_CTL);
1da177e4
LT		 1765 if ((tmp & 0x87) == 0) {
1766 if (fix_pwm_polarity) {
1767 /* The user asks us to attempt a chip reconfiguration.
1768 * This means switching to active high polarity and
1769 * inverting all fan speed values. */
1770 int i;
1771 u8 pwm[3];
1772
1773 for (i = 0; i < 3; i++)
b74f3fdd 1774 pwm[i] = it87_read_value(data,
1da177e4
LT		 1775 IT87_REG_PWM(i));
1776
1777 /* If any fan is in automatic pwm mode, the polarity
1778 * might be correct, as suspicious as it seems, so we
1779 * better don't change anything (but still disable the
1780 * PWM interface). */
1781 if (!((pwm[0] | pwm[1] | pwm[2]) & 0x80)) {
b74f3fdd 1782 dev_info(dev, "Reconfiguring PWM to "
1da177e4 1783 "active high polarity\n");
b74f3fdd 1784 it87_write_value(data, IT87_REG_FAN_CTL,
1da177e4
LT		 1785 tmp | 0x87);
1786 for (i = 0; i < 3; i++)
b74f3fdd 1787 it87_write_value(data,
1da177e4
LT		 1788 IT87_REG_PWM(i),
1789 0x7f & ~pwm[i]);
1790 return 1;
1791 }
1792
b74f3fdd 1793 dev_info(dev, "PWM configuration is "
1da177e4
LT		 1794 "too broken to be fixed\n");
1795 }
1796
b74f3fdd 1797 dev_info(dev, "Detected broken BIOS "
1da177e4
LT		 1798 "defaults, disabling PWM interface\n");
1799 return 0;
1800 } else if (fix_pwm_polarity) {
b74f3fdd 1801 dev_info(dev, "PWM configuration looks "
1da177e4
LT		 1802 "sane, won't touch\n");
1803 }
1804
1805 return 1;
1806}
1807
1808/* Called when we have found a new IT87. */
b74f3fdd 1809static void __devinit it87_init_device(struct platform_device *pdev)
1da177e4 1810{
591ec650 1811 struct it87_sio_data *sio_data = pdev->dev.platform_data;
b74f3fdd 1812 struct it87_data *data = platform_get_drvdata(pdev);
1da177e4 1813 int tmp, i;
591ec650 1814 u8 mask;
1da177e4 1815
b99883dc
JD		 1816 /* For each PWM channel:
1817 * - If it is in automatic mode, setting to manual mode should set
1818 * the fan to full speed by default.
1819 * - If it is in manual mode, we need a mapping to temperature
1820 * channels to use when later setting to automatic mode later.
1821 * Use a 1:1 mapping by default (we are clueless.)
1822 * In both cases, the value can (and should) be changed by the user
1823 * prior to switching to a different mode. */
1da177e4 1824 for (i = 0; i < 3; i++) {
b99883dc
JD		 1825 data->pwm_temp_map[i] = i;
1826 data->pwm_duty[i] = 0x7f; /* Full speed */
4f3f51bc 1827 data->auto_pwm[i][3] = 0x7f; /* Full speed, hard-coded */
1da177e4
LT		 1828 }
1829
c5df9b7a
JD		 1830 /* Some chips seem to have default value 0xff for all limit
1831 * registers. For low voltage limits it makes no sense and triggers
1832 * alarms, so change to 0 instead. For high temperature limits, it
1833 * means -1 degree C, which surprisingly doesn't trigger an alarm,
1834 * but is still confusing, so change to 127 degrees C. */
1835 for (i = 0; i < 8; i++) {
b74f3fdd 1836 tmp = it87_read_value(data, IT87_REG_VIN_MIN(i));
c5df9b7a 1837 if (tmp == 0xff)
b74f3fdd 1838 it87_write_value(data, IT87_REG_VIN_MIN(i), 0);
c5df9b7a
JD		 1839 }
1840 for (i = 0; i < 3; i++) {
b74f3fdd 1841 tmp = it87_read_value(data, IT87_REG_TEMP_HIGH(i));
c5df9b7a 1842 if (tmp == 0xff)
b74f3fdd 1843 it87_write_value(data, IT87_REG_TEMP_HIGH(i), 127);
c5df9b7a
JD		 1844 }
1845
a00afb97
JD		 1846 /* Temperature channels are not forcibly enabled, as they can be
1847 * set to two different sensor types and we can't guess which one
1848 * is correct for a given system. These channels can be enabled at
1849 * run-time through the temp{1-3}_type sysfs accessors if needed. */
1da177e4
LT		 1850
1851 /* Check if voltage monitors are reset manually or by some reason */
b74f3fdd 1852 tmp = it87_read_value(data, IT87_REG_VIN_ENABLE);
1da177e4
LT		 1853 if ((tmp & 0xff) == 0) {
1854 /* Enable all voltage monitors */
b74f3fdd 1855 it87_write_value(data, IT87_REG_VIN_ENABLE, 0xff);
1da177e4
LT		 1856 }
1857
1858 /* Check if tachometers are reset manually or by some reason */
591ec650 1859 mask = 0x70 & ~(sio_data->skip_fan << 4);
b74f3fdd 1860 data->fan_main_ctrl = it87_read_value(data, IT87_REG_FAN_MAIN_CTRL);
591ec650 1861 if ((data->fan_main_ctrl & mask) == 0) {
1da177e4 1862 /* Enable all fan tachometers */
591ec650 1863 data->fan_main_ctrl |= mask;
5f2dc798
JD		 1864 it87_write_value(data, IT87_REG_FAN_MAIN_CTRL,
1865 data->fan_main_ctrl);
1da177e4 1866 }
9060f8bd 1867 data->has_fan = (data->fan_main_ctrl >> 4) & 0x07;
1da177e4 1868
17d648bf 1869 /* Set tachometers to 16-bit mode if needed */
0475169c 1870 if (has_16bit_fans(data)) {
b74f3fdd 1871 tmp = it87_read_value(data, IT87_REG_FAN_16BIT);
9060f8bd 1872 if (~tmp & 0x07 & data->has_fan) {
b74f3fdd 1873 dev_dbg(&pdev->dev,
17d648bf 1874 "Setting fan1-3 to 16-bit mode\n");
b74f3fdd 1875 it87_write_value(data, IT87_REG_FAN_16BIT,
17d648bf
JD		 1876 tmp | 0x07);
1877 }
816d8c6a
AP		 1878 /* IT8705F only supports three fans. */
1879 if (data->type != it87) {
1880 if (tmp & (1 << 4))
1881 data->has_fan |= (1 << 3); /* fan4 enabled */
1882 if (tmp & (1 << 5))
1883 data->has_fan |= (1 << 4); /* fan5 enabled */
1884 }
17d648bf
JD		 1885 }
1886
591ec650
JD		 1887 /* Fan input pins may be used for alternative functions */
1888 data->has_fan &= ~sio_data->skip_fan;
1889
1da177e4 1890 /* Start monitoring */
b74f3fdd 1891 it87_write_value(data, IT87_REG_CONFIG,
1892 (it87_read_value(data, IT87_REG_CONFIG) & 0x36)
1da177e4
LT		 1893 | (update_vbat ? 0x41 : 0x01));
1894}
1895
b99883dc
JD		 1896static void it87_update_pwm_ctrl(struct it87_data *data, int nr)
1897{
1898 data->pwm_ctrl[nr] = it87_read_value(data, IT87_REG_PWM(nr));
1899 if (data->pwm_ctrl[nr] & 0x80) /* Automatic mode */
1900 data->pwm_temp_map[nr] = data->pwm_ctrl[nr] & 0x03;
1901 else /* Manual mode */
1902 data->pwm_duty[nr] = data->pwm_ctrl[nr] & 0x7f;
4f3f51bc
JD		 1903
1904 if (has_old_autopwm(data)) {
1905 int i;
1906
1907 for (i = 0; i < 5 ; i++)
1908 data->auto_temp[nr][i] = it87_read_value(data,
1909 IT87_REG_AUTO_TEMP(nr, i));
1910 for (i = 0; i < 3 ; i++)
1911 data->auto_pwm[nr][i] = it87_read_value(data,
1912 IT87_REG_AUTO_PWM(nr, i));
1913 }
b99883dc
JD		 1914}
1915
1da177e4
LT		 1916static struct it87_data *it87_update_device(struct device *dev)
1917{
b74f3fdd 1918 struct it87_data *data = dev_get_drvdata(dev);
1da177e4
LT		 1919 int i;
1920
9a61bf63 1921 mutex_lock(&data->update_lock);
1da177e4
LT		 1922
1923 if (time_after(jiffies, data->last_updated + HZ + HZ / 2)
1924 || !data->valid) {
1da177e4
LT		 1925 if (update_vbat) {
1926 /* Cleared after each update, so reenable. Value
5f2dc798 1927 returned by this read will be previous value */
b74f3fdd 1928 it87_write_value(data, IT87_REG_CONFIG,
5f2dc798 1929 it87_read_value(data, IT87_REG_CONFIG) | 0x40);
1da177e4
LT		 1930 }
1931 for (i = 0; i <= 7; i++) {
1932 data->in[i] =
5f2dc798 1933 it87_read_value(data, IT87_REG_VIN(i));
1da177e4 1934 data->in_min[i] =
5f2dc798 1935 it87_read_value(data, IT87_REG_VIN_MIN(i));
1da177e4 1936 data->in_max[i] =
5f2dc798 1937 it87_read_value(data, IT87_REG_VIN_MAX(i));
1da177e4 1938 }
3543a53f 1939 /* in8 (battery) has no limit registers */
5f2dc798 1940 data->in[8] = it87_read_value(data, IT87_REG_VIN(8));
1da177e4 1941
c7f1f716 1942 for (i = 0; i < 5; i++) {
9060f8bd
JD		 1943 /* Skip disabled fans */
1944 if (!(data->has_fan & (1 << i)))
1945 continue;
1946
1da177e4 1947 data->fan_min[i] =
5f2dc798 1948 it87_read_value(data, IT87_REG_FAN_MIN[i]);
b74f3fdd 1949 data->fan[i] = it87_read_value(data,
c7f1f716 1950 IT87_REG_FAN[i]);
17d648bf 1951 /* Add high byte if in 16-bit mode */
0475169c 1952 if (has_16bit_fans(data)) {
b74f3fdd 1953 data->fan[i] |= it87_read_value(data,
c7f1f716 1954 IT87_REG_FANX[i]) << 8;
b74f3fdd 1955 data->fan_min[i] |= it87_read_value(data,
c7f1f716 1956 IT87_REG_FANX_MIN[i]) << 8;
17d648bf 1957 }
1da177e4
LT		 1958 }
1959 for (i = 0; i < 3; i++) {
1960 data->temp[i] =
5f2dc798 1961 it87_read_value(data, IT87_REG_TEMP(i));
1da177e4 1962 data->temp_high[i] =
5f2dc798 1963 it87_read_value(data, IT87_REG_TEMP_HIGH(i));
1da177e4 1964 data->temp_low[i] =
5f2dc798 1965 it87_read_value(data, IT87_REG_TEMP_LOW(i));
1da177e4
LT		 1966 }
1967
17d648bf 1968 /* Newer chips don't have clock dividers */
0475169c 1969 if ((data->has_fan & 0x07) && !has_16bit_fans(data)) {
b74f3fdd 1970 i = it87_read_value(data, IT87_REG_FAN_DIV);
17d648bf
JD		 1971 data->fan_div[0] = i & 0x07;
1972 data->fan_div[1] = (i >> 3) & 0x07;
1973 data->fan_div[2] = (i & 0x40) ? 3 : 1;
1974 }
1da177e4
LT		 1975
1976 data->alarms =
b74f3fdd 1977 it87_read_value(data, IT87_REG_ALARM1) |
1978 (it87_read_value(data, IT87_REG_ALARM2) << 8) |
1979 (it87_read_value(data, IT87_REG_ALARM3) << 16);
d9b327c3 1980 data->beeps = it87_read_value(data, IT87_REG_BEEP_ENABLE);
b99883dc 1981
b74f3fdd 1982 data->fan_main_ctrl = it87_read_value(data,
1983 IT87_REG_FAN_MAIN_CTRL);
1984 data->fan_ctl = it87_read_value(data, IT87_REG_FAN_CTL);
b99883dc
JD		 1985 for (i = 0; i < 3; i++)
1986 it87_update_pwm_ctrl(data, i);
b74f3fdd 1987
1988 data->sensor = it87_read_value(data, IT87_REG_TEMP_ENABLE);
0475169c 1989 /* The 8705 does not have VID capability.
b4da93e4
JMS		 1990 The 8718 and the 8720 don't use IT87_REG_VID for the
1991 same purpose. */
17d648bf 1992 if (data->type == it8712 || data->type == it8716) {
b74f3fdd 1993 data->vid = it87_read_value(data, IT87_REG_VID);
17d648bf
JD		 1994 /* The older IT8712F revisions had only 5 VID pins,
1995 but we assume it is always safe to read 6 bits. */
1996 data->vid &= 0x3f;
1da177e4
LT		 1997 }
1998 data->last_updated = jiffies;
1999 data->valid = 1;
2000 }
2001
9a61bf63 2002 mutex_unlock(&data->update_lock);
1da177e4
LT		 2003
2004 return data;
2005}
2006
b74f3fdd 2007static int __init it87_device_add(unsigned short address,
2008 const struct it87_sio_data *sio_data)
2009{
2010 struct resource res = {
87b4b663
BH		 2011 .start = address + IT87_EC_OFFSET,
2012 .end = address + IT87_EC_OFFSET + IT87_EC_EXTENT - 1,
b74f3fdd 2013 .name = DRVNAME,
2014 .flags = IORESOURCE_IO,
2015 };
2016 int err;
2017
b9acb64a
JD		 2018 err = acpi_check_resource_conflict(&res);
2019 if (err)
2020 goto exit;
2021
b74f3fdd 2022 pdev = platform_device_alloc(DRVNAME, address);
2023 if (!pdev) {
2024 err = -ENOMEM;
2025 printk(KERN_ERR DRVNAME ": Device allocation failed\n");
2026 goto exit;
2027 }
2028
2029 err = platform_device_add_resources(pdev, &res, 1);
2030 if (err) {
2031 printk(KERN_ERR DRVNAME ": Device resource addition failed "
2032 "(%d)\n", err);
2033 goto exit_device_put;
2034 }
2035
2036 err = platform_device_add_data(pdev, sio_data,
2037 sizeof(struct it87_sio_data));
2038 if (err) {
2039 printk(KERN_ERR DRVNAME ": Platform data allocation failed\n");
2040 goto exit_device_put;
2041 }
2042
2043 err = platform_device_add(pdev);
2044 if (err) {
2045 printk(KERN_ERR DRVNAME ": Device addition failed (%d)\n",
2046 err);
2047 goto exit_device_put;
2048 }
2049
2050 return 0;
2051
2052exit_device_put:
2053 platform_device_put(pdev);
2054exit:
2055 return err;
2056}
2057
1da177e4
LT		 2058static int __init sm_it87_init(void)
2059{
b74f3fdd 2060 int err;
5f2dc798 2061 unsigned short isa_address = 0;
b74f3fdd 2062 struct it87_sio_data sio_data;
2063
98dd22c3 2064 memset(&sio_data, 0, sizeof(struct it87_sio_data));
b74f3fdd 2065 err = it87_find(&isa_address, &sio_data);
2066 if (err)
2067 return err;
2068 err = platform_driver_register(&it87_driver);
2069 if (err)
2070 return err;
fde09509 2071
b74f3fdd 2072 err = it87_device_add(isa_address, &sio_data);
5f2dc798 2073 if (err) {
b74f3fdd 2074 platform_driver_unregister(&it87_driver);
2075 return err;
2076 }
2077
2078 return 0;
1da177e4
LT		 2079}
2080
2081static void __exit sm_it87_exit(void)
2082{
b74f3fdd 2083 platform_device_unregister(pdev);
2084 platform_driver_unregister(&it87_driver);
1da177e4
LT		 2085}
2086
2087
f1d8e332 2088MODULE_AUTHOR("Chris Gauthron, "
b19367c6 2089 "Jean Delvare <khali@linux-fr.org>");
b4da93e4 2090MODULE_DESCRIPTION("IT8705F/8712F/8716F/8718F/8720F/8726F, SiS950 driver");
1da177e4
LT		 2091module_param(update_vbat, bool, 0);
2092MODULE_PARM_DESC(update_vbat, "Update vbat if set else return powerup value");
2093module_param(fix_pwm_polarity, bool, 0);
5f2dc798
JD		 2094MODULE_PARM_DESC(fix_pwm_polarity,
2095 "Force PWM polarity to active high (DANGEROUS)");
1da177e4
LT		 2096MODULE_LICENSE("GPL");
2097
2098module_init(sm_it87_init);
2099module_exit(sm_it87_exit);
Linux 6.x block layer and io_uring tree(s)