ARCv2: Accomodate HS48 MMUv5 by relaxing MMU ver checking