ARC: [plat-hsdk]: Set initial core pll output frequency
authorEugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Sat, 9 Dec 2017 13:59:15 +0000 (16:59 +0300)
committerVineet Gupta <vgupta@synopsys.com>
Wed, 20 Dec 2017 20:41:44 +0000 (12:41 -0800)
commita08c832f277d7a6f9d3b341a5d5df2f5576220d8
tree904c7baed42e96d959eaaa26c943abf4b95ee0c8
parentc18fc9071762769acb4040cabae45c817aefc537
ARC: [plat-hsdk]: Set initial core pll output frequency

Set initial core pll output frequency specified in device tree to
1GHz. It will be applied at the core pll driver probing.

Acked-by: Stephen Boyd <sboyd@codeaurora.org>
Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
arch/arc/boot/dts/hsdk.dts