drivers/net/wireless/realtek/rtw88/bf.c

   1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
   2 /* Copyright(c) 2018-2019  Realtek Corporation.
   3  */
   4
   5 #include "main.h"
   6 #include "reg.h"
   7 #include "bf.h"
   8 #include "debug.h"
   9
  10 void rtw_bf_disassoc(struct rtw_dev *rtwdev, struct ieee80211_vif *vif,
  11                      struct ieee80211_bss_conf *bss_conf)
  12 {
  13         struct rtw_chip_info *chip = rtwdev->chip;
  14         struct rtw_vif *rtwvif = (struct rtw_vif *)vif->drv_priv;
  15         struct rtw_bfee *bfee = &rtwvif->bfee;
  16         struct rtw_bf_info *bfinfo = &rtwdev->bf_info;
  17
  18         if (bfee->role == RTW_BFEE_NONE)
  19                 return;
  20
  21         if (bfee->role == RTW_BFEE_MU)
  22                 bfinfo->bfer_mu_cnt--;
  23         else if (bfee->role == RTW_BFEE_SU)
  24                 bfinfo->bfer_su_cnt--;
  25
  26         chip->ops->config_bfee(rtwdev, rtwvif, bfee, false);
  27
  28         bfee->role = RTW_BFEE_NONE;
  29 }
  30
  31 void rtw_bf_assoc(struct rtw_dev *rtwdev, struct ieee80211_vif *vif,
  32                   struct ieee80211_bss_conf *bss_conf)
  33 {
  34         struct ieee80211_hw *hw = rtwdev->hw;
  35         struct rtw_vif *rtwvif = (struct rtw_vif *)vif->drv_priv;
  36         struct rtw_bfee *bfee = &rtwvif->bfee;
  37         struct rtw_bf_info *bfinfo = &rtwdev->bf_info;
  38         struct rtw_chip_info *chip = rtwdev->chip;
  39         struct ieee80211_sta *sta;
  40         struct ieee80211_sta_vht_cap *vht_cap;
  41         struct ieee80211_sta_vht_cap *ic_vht_cap;
  42         const u8 *bssid = bss_conf->bssid;
  43         u32 sound_dim;
  44         u8 bfee_role = RTW_BFEE_NONE;
  45         u8 i;
  46
  47         if (!(chip->band & RTW_BAND_5G))
  48                 return;
  49
  50         rcu_read_lock();
  51
  52         sta = ieee80211_find_sta(vif, bssid);
  53         if (!sta) {
  54                 rtw_warn(rtwdev, "failed to find station entry for bss %pM\n",
  55                          bssid);
  56                 goto out_unlock;
  57         }
  58
  59         ic_vht_cap = &hw->wiphy->bands[NL80211_BAND_5GHZ]->vht_cap;
  60         vht_cap = &sta->vht_cap;
  61
  62         if ((ic_vht_cap->cap & IEEE80211_VHT_CAP_MU_BEAMFORMEE_CAPABLE) &&
  63             (vht_cap->cap & IEEE80211_VHT_CAP_MU_BEAMFORMER_CAPABLE)) {
  64                 if (bfinfo->bfer_mu_cnt >= chip->bfer_mu_max_num) {
  65                         rtw_dbg(rtwdev, RTW_DBG_BF, "mu bfer number over limit\n");
  66                         goto out_unlock;
  67                 }
  68
  69                 ether_addr_copy(bfee->mac_addr, bssid);
  70                 bfee_role = RTW_BFEE_MU;
  71                 bfee->p_aid = (bssid[5] << 1) | (bssid[4] >> 7);
  72                 bfee->aid = bss_conf->aid;
  73                 bfinfo->bfer_mu_cnt++;
  74
  75                 chip->ops->config_bfee(rtwdev, rtwvif, bfee, true);
  76         } else if ((ic_vht_cap->cap & IEEE80211_VHT_CAP_SU_BEAMFORMEE_CAPABLE) &&
  77                    (vht_cap->cap & IEEE80211_VHT_CAP_SU_BEAMFORMER_CAPABLE)) {
  78                 if (bfinfo->bfer_su_cnt >= chip->bfer_su_max_num) {
  79                         rtw_dbg(rtwdev, RTW_DBG_BF, "su bfer number over limit\n");
  80                         goto out_unlock;
  81                 }
  82
  83                 sound_dim = vht_cap->cap &
  84                             IEEE80211_VHT_CAP_SOUNDING_DIMENSIONS_MASK;
  85                 sound_dim >>= IEEE80211_VHT_CAP_SOUNDING_DIMENSIONS_SHIFT;
  86
  87                 ether_addr_copy(bfee->mac_addr, bssid);
  88                 bfee_role = RTW_BFEE_SU;
  89                 bfee->sound_dim = (u8)sound_dim;
  90                 bfee->g_id = 0;
  91                 bfee->p_aid = (bssid[5] << 1) | (bssid[4] >> 7);
  92                 bfinfo->bfer_su_cnt++;
  93                 for (i = 0; i < chip->bfer_su_max_num; i++) {
  94                         if (!test_bit(i, bfinfo->bfer_su_reg_maping)) {
  95                                 set_bit(i, bfinfo->bfer_su_reg_maping);
  96                                 bfee->su_reg_index = i;
  97                                 break;
  98                         }
  99                 }
 100
 101                 chip->ops->config_bfee(rtwdev, rtwvif, bfee, true);
 102         }
 103
 104 out_unlock:
 105         bfee->role = bfee_role;
 106         rcu_read_unlock();
 107 }
 108
 109 void rtw_bf_init_bfer_entry_mu(struct rtw_dev *rtwdev,
 110                                struct mu_bfer_init_para *param)
 111 {
 112         u16 mu_bf_ctl = 0;
 113         u8 *addr = param->bfer_address;
 114         int i;
 115
 116         for (i = 0; i < ETH_ALEN; i++)
 117                 rtw_write8(rtwdev, REG_ASSOCIATED_BFMER0_INFO + i, addr[i]);
 118         rtw_write16(rtwdev, REG_ASSOCIATED_BFMER0_INFO + 6, param->paid);
 119         rtw_write16(rtwdev, REG_TX_CSI_RPT_PARAM_BW20, param->csi_para);
 120
 121         mu_bf_ctl = rtw_read16(rtwdev, REG_WMAC_MU_BF_CTL) & 0xC000;
 122         mu_bf_ctl |= param->my_aid | (param->csi_length_sel << 12);
 123         rtw_write16(rtwdev, REG_WMAC_MU_BF_CTL, mu_bf_ctl);
 124 }
 125
 126 void rtw_bf_cfg_sounding(struct rtw_dev *rtwdev, struct rtw_vif *vif,
 127                          enum rtw_trx_desc_rate rate)
 128 {
 129         u32 psf_ctl = 0;
 130         u8 csi_rsc = 0x1;
 131
 132         psf_ctl = rtw_read32(rtwdev, REG_BBPSF_CTRL) |
 133                   BIT_WMAC_USE_NDPARATE |
 134                   (csi_rsc << 13);
 135
 136         rtw_write8(rtwdev, REG_SND_PTCL_CTRL, RTW_SND_CTRL_SOUNDING);
 137         rtw_write8(rtwdev, REG_SND_PTCL_CTRL + 3, 0x26);
 138         rtw_write8_clr(rtwdev, REG_RXFLTMAP1, BIT_RXFLTMAP1_BF_REPORT_POLL);
 139         rtw_write8_clr(rtwdev, REG_RXFLTMAP4, BIT_RXFLTMAP4_BF_REPORT_POLL);
 140
 141         if (vif->net_type == RTW_NET_AP_MODE)
 142                 rtw_write32(rtwdev, REG_BBPSF_CTRL, psf_ctl | BIT(12));
 143         else
 144                 rtw_write32(rtwdev, REG_BBPSF_CTRL, psf_ctl & ~BIT(12));
 145 }
 146
 147 void rtw_bf_cfg_mu_bfee(struct rtw_dev *rtwdev, struct cfg_mumimo_para *param)
 148 {
 149         u8 mu_tbl_sel;
 150         u8 mu_valid;
 151
 152         mu_valid = rtw_read8(rtwdev, REG_MU_TX_CTL) &
 153                    ~BIT_MASK_R_MU_TABLE_VALID;
 154
 155         rtw_write8(rtwdev, REG_MU_TX_CTL,
 156                    (mu_valid | BIT(0) | BIT(1)) & ~(BIT(7)));
 157
 158         mu_tbl_sel = rtw_read8(rtwdev, REG_MU_TX_CTL + 1) & 0xF8;
 159
 160         rtw_write8(rtwdev, REG_MU_TX_CTL + 1, mu_tbl_sel);
 161         rtw_write32(rtwdev, REG_MU_STA_GID_VLD, param->given_gid_tab[0]);
 162         rtw_write32(rtwdev, REG_MU_STA_USER_POS_INFO, param->given_user_pos[0]);
 163         rtw_write32(rtwdev, REG_MU_STA_USER_POS_INFO + 4,
 164                     param->given_user_pos[1]);
 165
 166         rtw_write8(rtwdev, REG_MU_TX_CTL + 1, mu_tbl_sel | 1);
 167         rtw_write32(rtwdev, REG_MU_STA_GID_VLD, param->given_gid_tab[1]);
 168         rtw_write32(rtwdev, REG_MU_STA_USER_POS_INFO, param->given_user_pos[2]);
 169         rtw_write32(rtwdev, REG_MU_STA_USER_POS_INFO + 4,
 170                     param->given_user_pos[3]);
 171 }
 172
 173 void rtw_bf_del_bfer_entry_mu(struct rtw_dev *rtwdev)
 174 {
 175         rtw_write32(rtwdev, REG_ASSOCIATED_BFMER0_INFO, 0);
 176         rtw_write32(rtwdev, REG_ASSOCIATED_BFMER0_INFO + 4, 0);
 177         rtw_write16(rtwdev, REG_WMAC_MU_BF_CTL, 0);
 178         rtw_write8(rtwdev, REG_MU_TX_CTL, 0);
 179 }
 180
 181 void rtw_bf_del_sounding(struct rtw_dev *rtwdev)
 182 {
 183         rtw_write8(rtwdev, REG_SND_PTCL_CTRL, 0);
 184 }
 185
 186 void rtw_bf_enable_bfee_su(struct rtw_dev *rtwdev, struct rtw_vif *vif,
 187                            struct rtw_bfee *bfee)
 188 {
 189         u8 nc_index = 1;
 190         u8 nr_index = bfee->sound_dim;
 191         u8 grouping = 0, codebookinfo = 1, coefficientsize = 3;
 192         u32 addr_bfer_info, addr_csi_rpt, csi_param;
 193         u8 i;
 194
 195         rtw_dbg(rtwdev, RTW_DBG_BF, "config as an su bfee\n");
 196
 197         switch (bfee->su_reg_index) {
 198         case 1:
 199                 addr_bfer_info = REG_ASSOCIATED_BFMER1_INFO;
 200                 addr_csi_rpt = REG_TX_CSI_RPT_PARAM_BW20 + 2;
 201                 break;
 202         case 0:
 203         default:
 204                 addr_bfer_info = REG_ASSOCIATED_BFMER0_INFO;
 205                 addr_csi_rpt = REG_TX_CSI_RPT_PARAM_BW20;
 206                 break;
 207         }
 208
 209         /* Sounding protocol control */
 210         rtw_write8(rtwdev, REG_SND_PTCL_CTRL, RTW_SND_CTRL_SOUNDING);
 211
 212         /* MAC address/Partial AID of Beamformer */
 213         for (i = 0; i < ETH_ALEN; i++)
 214                 rtw_write8(rtwdev, addr_bfer_info + i, bfee->mac_addr[i]);
 215
 216         csi_param = (u16)((coefficientsize << 10) |
 217                           (codebookinfo << 8) |
 218                           (grouping << 6) |
 219                           (nr_index << 3) |
 220                           nc_index);
 221         rtw_write16(rtwdev, addr_csi_rpt, csi_param);
 222
 223         /* ndp rx standby timer */
 224         rtw_write8(rtwdev, REG_SND_PTCL_CTRL + 3, RTW_NDP_RX_STANDBY_TIME);
 225 }
 226
 227 /* nc index: 1 2T2R 0 1T1R
 228  * nr index: 1 use Nsts 0 use reg setting
 229  * codebookinfo: 1 802.11ac 3 802.11n
 230  */
 231 void rtw_bf_enable_bfee_mu(struct rtw_dev *rtwdev, struct rtw_vif *vif,
 232                            struct rtw_bfee *bfee)
 233 {
 234         struct rtw_bf_info *bf_info = &rtwdev->bf_info;
 235         struct mu_bfer_init_para param;
 236         u8 nc_index = 1, nr_index = 1;
 237         u8 grouping = 0, codebookinfo = 1, coefficientsize = 0;
 238         u32 csi_param;
 239
 240         rtw_dbg(rtwdev, RTW_DBG_BF, "config as an mu bfee\n");
 241
 242         csi_param = (u16)((coefficientsize << 10) |
 243                           (codebookinfo << 8) |
 244                           (grouping << 6) |
 245                           (nr_index << 3) |
 246                           nc_index);
 247
 248         rtw_dbg(rtwdev, RTW_DBG_BF, "nc=%d nr=%d group=%d codebookinfo=%d coefficientsize=%d\n",
 249                 nc_index, nr_index, grouping, codebookinfo,
 250                 coefficientsize);
 251
 252         param.paid = bfee->p_aid;
 253         param.csi_para = csi_param;
 254         param.my_aid = bfee->aid & 0xfff;
 255         param.csi_length_sel = HAL_CSI_SEG_4K;
 256         ether_addr_copy(param.bfer_address, bfee->mac_addr);
 257
 258         rtw_bf_init_bfer_entry_mu(rtwdev, &param);
 259
 260         bf_info->cur_csi_rpt_rate = DESC_RATE6M;
 261         rtw_bf_cfg_sounding(rtwdev, vif, DESC_RATE6M);
 262
 263         /* accept action_no_ack */
 264         rtw_write16_set(rtwdev, REG_RXFLTMAP0, BIT_RXFLTMAP0_ACTIONNOACK);
 265
 266         /* accept NDPA and BF report poll */
 267         rtw_write16_set(rtwdev, REG_RXFLTMAP1, BIT_RXFLTMAP1_BF);
 268 }
 269
 270 void rtw_bf_remove_bfee_su(struct rtw_dev *rtwdev,
 271                            struct rtw_bfee *bfee)
 272 {
 273         struct rtw_bf_info *bfinfo = &rtwdev->bf_info;
 274
 275         rtw_dbg(rtwdev, RTW_DBG_BF, "remove as a su bfee\n");
 276         rtw_write8(rtwdev, REG_SND_PTCL_CTRL, RTW_SND_CTRL_REMOVE);
 277
 278         switch (bfee->su_reg_index) {
 279         case 0:
 280                 rtw_write32(rtwdev, REG_ASSOCIATED_BFMER0_INFO, 0);
 281                 rtw_write16(rtwdev, REG_ASSOCIATED_BFMER0_INFO + 4, 0);
 282                 rtw_write16(rtwdev, REG_TX_CSI_RPT_PARAM_BW20, 0);
 283                 break;
 284         case 1:
 285                 rtw_write32(rtwdev, REG_ASSOCIATED_BFMER1_INFO, 0);
 286                 rtw_write16(rtwdev, REG_ASSOCIATED_BFMER1_INFO + 4, 0);
 287                 rtw_write16(rtwdev, REG_TX_CSI_RPT_PARAM_BW20 + 2, 0);
 288                 break;
 289         }
 290
 291         clear_bit(bfee->su_reg_index, bfinfo->bfer_su_reg_maping);
 292         bfee->su_reg_index = 0xFF;
 293 }
 294
 295 void rtw_bf_remove_bfee_mu(struct rtw_dev *rtwdev,
 296                            struct rtw_bfee *bfee)
 297 {
 298         struct rtw_bf_info *bfinfo = &rtwdev->bf_info;
 299
 300         rtw_write8(rtwdev, REG_SND_PTCL_CTRL, RTW_SND_CTRL_REMOVE);
 301
 302         rtw_bf_del_bfer_entry_mu(rtwdev);
 303
 304         if (bfinfo->bfer_su_cnt == 0 && bfinfo->bfer_mu_cnt == 0)
 305                 rtw_bf_del_sounding(rtwdev);
 306 }
 307
 308 void rtw_bf_set_gid_table(struct rtw_dev *rtwdev, struct ieee80211_vif *vif,
 309                           struct ieee80211_bss_conf *conf)
 310 {
 311         struct rtw_vif *rtwvif = (struct rtw_vif *)vif->drv_priv;
 312         struct rtw_bfee *bfee = &rtwvif->bfee;
 313         struct cfg_mumimo_para param;
 314
 315         if (bfee->role != RTW_BFEE_MU) {
 316                 rtw_dbg(rtwdev, RTW_DBG_BF, "this vif is not mu bfee\n");
 317                 return;
 318         }
 319
 320         param.grouping_bitmap = 0;
 321         param.mu_tx_en = 0;
 322         memset(param.sounding_sts, 0, 6);
 323         memcpy(param.given_gid_tab, conf->mu_group.membership, 8);
 324         memcpy(param.given_user_pos, conf->mu_group.position, 16);
 325         rtw_dbg(rtwdev, RTW_DBG_BF, "STA0: gid_valid=0x%x, user_position_l=0x%x, user_position_h=0x%x\n",
 326                 param.given_gid_tab[0], param.given_user_pos[0],
 327                 param.given_user_pos[1]);
 328
 329         rtw_dbg(rtwdev, RTW_DBG_BF, "STA1: gid_valid=0x%x, user_position_l=0x%x, user_position_h=0x%x\n",
 330                 param.given_gid_tab[1], param.given_user_pos[2],
 331                 param.given_user_pos[3]);
 332
 333         rtw_bf_cfg_mu_bfee(rtwdev, &param);
 334 }
 335
 336 void rtw_bf_phy_init(struct rtw_dev *rtwdev)
 337 {
 338         u8 tmp8;
 339         u32 tmp32;
 340         u8 retry_limit = 0xA;
 341         u8 ndpa_rate = 0x10;
 342         u8 ack_policy = 3;
 343
 344         tmp32 = rtw_read32(rtwdev, REG_MU_TX_CTL);
 345         /* Enable P1 aggr new packet according to P0 transfer time */
 346         tmp32 |= BIT_MU_P1_WAIT_STATE_EN;
 347         /* MU Retry Limit */
 348         tmp32 &= ~BIT_MASK_R_MU_RL;
 349         tmp32 |= (retry_limit << BIT_SHIFT_R_MU_RL) & BIT_MASK_R_MU_RL;
 350         /* Disable Tx MU-MIMO until sounding done */
 351         tmp32 &= ~BIT_EN_MU_MIMO;
 352         /* Clear validity of MU STAs */
 353         tmp32 &= ~BIT_MASK_R_MU_TABLE_VALID;
 354         rtw_write32(rtwdev, REG_MU_TX_CTL, tmp32);
 355
 356         /* MU-MIMO Option as default value */
 357         tmp8 = ack_policy << BIT_SHIFT_WMAC_TXMU_ACKPOLICY;
 358         tmp8 |= BIT_WMAC_TXMU_ACKPOLICY_EN;
 359         rtw_write8(rtwdev, REG_WMAC_MU_BF_OPTION, tmp8);
 360
 361         /* MU-MIMO Control as default value */
 362         rtw_write16(rtwdev, REG_WMAC_MU_BF_CTL, 0);
 363         /* Set MU NDPA rate & BW source */
 364         rtw_write32_set(rtwdev, REG_TXBF_CTRL, BIT_USE_NDPA_PARAMETER);
 365         /* Set NDPA Rate */
 366         rtw_write8(rtwdev, REG_NDPA_OPT_CTRL, ndpa_rate);
 367
 368         rtw_write32_mask(rtwdev, REG_BBPSF_CTRL, BIT_MASK_CSI_RATE,
 369                          DESC_RATE6M);
 370 }
 371
 372 void rtw_bf_cfg_csi_rate(struct rtw_dev *rtwdev, u8 rssi, u8 cur_rate,
 373                          u8 fixrate_en, u8 *new_rate)
 374 {
 375         u32 csi_cfg;
 376         u16 cur_rrsr;
 377
 378         csi_cfg = rtw_read32(rtwdev, REG_BBPSF_CTRL) & ~BIT_MASK_CSI_RATE;
 379         cur_rrsr = rtw_read16(rtwdev, REG_RRSR);
 380
 381         if (rssi >= 40) {
 382                 if (cur_rate != DESC_RATE54M) {
 383                         cur_rrsr |= BIT(DESC_RATE54M);
 384                         csi_cfg |= (DESC_RATE54M & BIT_MASK_CSI_RATE_VAL) <<
 385                                    BIT_SHIFT_CSI_RATE;
 386                         rtw_write16(rtwdev, REG_RRSR, cur_rrsr);
 387                         rtw_write32(rtwdev, REG_BBPSF_CTRL, csi_cfg);
 388                 }
 389                 *new_rate = DESC_RATE54M;
 390         } else {
 391                 if (cur_rate != DESC_RATE24M) {
 392                         cur_rrsr &= ~BIT(DESC_RATE54M);
 393                         csi_cfg |= (DESC_RATE54M & BIT_MASK_CSI_RATE_VAL) <<
 394                                    BIT_SHIFT_CSI_RATE;
 395                         rtw_write16(rtwdev, REG_RRSR, cur_rrsr);
 396                         rtw_write32(rtwdev, REG_BBPSF_CTRL, csi_cfg);
 397                 }
 398                 *new_rate = DESC_RATE24M;
 399         }
 400 }