projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'stable/for-jens-4.8-for-linus' of git://git.kernel.org/pub/scm/linux...
[linux-2.6-block.git] / sound / sparc / cs4231.c
CommitLineData
1da177e4
LT		 1/*
2 * Driver for CS4231 sound chips found on Sparcs.
ae251031 3 * Copyright (C) 2002, 2008 David S. Miller <davem@davemloft.net>
1da177e4
LT		 4 *
5 * Based entirely upon drivers/sbus/audio/cs4231.c which is:
9e9abb4f 6 * Copyright (C) 1996, 1997, 1998 Derrick J Brashear (shadow@andrew.cmu.edu)
1da177e4 7 * and also sound/isa/cs423x/cs4231_lib.c which is:
c1017a4c 8 * Copyright (c) by Jaroslav Kysela <perex@perex.cz>
1da177e4
LT		 9 */
10
1da177e4
LT		 11#include <linux/module.h>
12#include <linux/kernel.h>
1da177e4
LT		 13#include <linux/delay.h>
14#include <linux/init.h>
15#include <linux/interrupt.h>
16#include <linux/moduleparam.h>
9e9abb4f
KH		 17#include <linux/irq.h>
18#include <linux/io.h>
ae251031
DM		 19#include <linux/of.h>
20#include <linux/of_device.h>
1da177e4 21
1da177e4
LT		 22#include <sound/core.h>
23#include <sound/pcm.h>
24#include <sound/info.h>
25#include <sound/control.h>
26#include <sound/timer.h>
27#include <sound/initval.h>
28#include <sound/pcm_params.h>
29
1da177e4
LT		 30#ifdef CONFIG_SBUS
31#define SBUS_SUPPORT
1da177e4
LT		 32#endif
33
34#if defined(CONFIG_PCI) && defined(CONFIG_SPARC64)
35#define EBUS_SUPPORT
1da177e4 36#include <linux/pci.h>
aae7fb87 37#include <asm/ebus_dma.h>
1da177e4
LT		 38#endif
39
40static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
41static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; /* ID for this card */
9e9abb4f 42/* Enable this card */
a67ff6a5 43static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
1da177e4
LT		 44
45module_param_array(index, int, NULL, 0444);
46MODULE_PARM_DESC(index, "Index value for Sun CS4231 soundcard.");
47module_param_array(id, charp, NULL, 0444);
48MODULE_PARM_DESC(id, "ID string for Sun CS4231 soundcard.");
49module_param_array(enable, bool, NULL, 0444);
50MODULE_PARM_DESC(enable, "Enable Sun CS4231 soundcard.");
51MODULE_AUTHOR("Jaroslav Kysela, Derrick J. Brashear and David S. Miller");
52MODULE_DESCRIPTION("Sun CS4231");
53MODULE_LICENSE("GPL");
54MODULE_SUPPORTED_DEVICE("{{Sun,CS4231}}");
55
5a820fa7 56#ifdef SBUS_SUPPORT
be9b7e8c 57struct sbus_dma_info {
9e9abb4f
KH		 58 spinlock_t lock; /* DMA access lock */
59 int dir;
60 void __iomem *regs;
be9b7e8c 61};
5a820fa7
GC		 62#endif
63
4f3f2f6f 64struct snd_cs4231;
be9b7e8c 65struct cs4231_dma_control {
9e9abb4f
KH		 66 void (*prepare)(struct cs4231_dma_control *dma_cont,
67 int dir);
68 void (*enable)(struct cs4231_dma_control *dma_cont, int on);
69 int (*request)(struct cs4231_dma_control *dma_cont,
70 dma_addr_t bus_addr, size_t len);
71 unsigned int (*address)(struct cs4231_dma_control *dma_cont);
1da177e4 72#ifdef EBUS_SUPPORT
b128254f 73 struct ebus_dma_info ebus_info;
1da177e4 74#endif
5a820fa7 75#ifdef SBUS_SUPPORT
b128254f 76 struct sbus_dma_info sbus_info;
5a820fa7 77#endif
be9b7e8c 78};
b128254f
GC		 79
80struct snd_cs4231 {
9e9abb4f 81 spinlock_t lock; /* registers access lock */
b128254f
GC		 82 void __iomem *port;
83
be9b7e8c
TI		 84 struct cs4231_dma_control p_dma;
85 struct cs4231_dma_control c_dma;
5a820fa7 86
1da177e4
LT		 87 u32 flags;
88#define CS4231_FLAG_EBUS 0x00000001
89#define CS4231_FLAG_PLAYBACK 0x00000002
90#define CS4231_FLAG_CAPTURE 0x00000004
91
be9b7e8c
TI		 92 struct snd_card *card;
93 struct snd_pcm *pcm;
94 struct snd_pcm_substream *playback_substream;
1da177e4 95 unsigned int p_periods_sent;
be9b7e8c 96 struct snd_pcm_substream *capture_substream;
1da177e4 97 unsigned int c_periods_sent;
be9b7e8c 98 struct snd_timer *timer;
1da177e4
LT		 99
100 unsigned short mode;
101#define CS4231_MODE_NONE 0x0000
102#define CS4231_MODE_PLAY 0x0001
103#define CS4231_MODE_RECORD 0x0002
104#define CS4231_MODE_TIMER 0x0004
9e9abb4f
KH		 105#define CS4231_MODE_OPEN (CS4231_MODE_PLAY | CS4231_MODE_RECORD | \
106 CS4231_MODE_TIMER)
1da177e4
LT		 107
108 unsigned char image[32]; /* registers image */
109 int mce_bit;
110 int calibrate_mute;
9e9abb4f
KH		 111 struct mutex mce_mutex; /* mutex for mce register */
112 struct mutex open_mutex; /* mutex for ALSA open/close */
1da177e4 113
2dc11581 114 struct platform_device *op;
1da177e4
LT		 115 unsigned int irq[2];
116 unsigned int regs_size;
117 struct snd_cs4231 *next;
b128254f 118};
1da177e4 119
1da177e4
LT		 120/* Eventually we can use sound/isa/cs423x/cs4231_lib.c directly, but for
121 * now.... -DaveM
122 */
123
124/* IO ports */
7e52f3da 125#include <sound/cs4231-regs.h>
1da177e4
LT		 126
127/* XXX offsets are different than PC ISA chips... */
7e52f3da 128#define CS4231U(chip, x) ((chip)->port + ((c_d_c_CS4231##x) << 2))
1da177e4
LT		 129
130/* SBUS DMA register defines. */
131
132#define APCCSR 0x10UL /* APC DMA CSR */
133#define APCCVA 0x20UL /* APC Capture DMA Address */
134#define APCCC 0x24UL /* APC Capture Count */
135#define APCCNVA 0x28UL /* APC Capture DMA Next Address */
136#define APCCNC 0x2cUL /* APC Capture Next Count */
137#define APCPVA 0x30UL /* APC Play DMA Address */
138#define APCPC 0x34UL /* APC Play Count */
139#define APCPNVA 0x38UL /* APC Play DMA Next Address */
140#define APCPNC 0x3cUL /* APC Play Next Count */
141
5a820fa7
GC		 142/* Defines for SBUS DMA-routines */
143
144#define APCVA 0x0UL /* APC DMA Address */
145#define APCC 0x4UL /* APC Count */
146#define APCNVA 0x8UL /* APC DMA Next Address */
147#define APCNC 0xcUL /* APC Next Count */
148#define APC_PLAY 0x30UL /* Play registers start at 0x30 */
149#define APC_RECORD 0x20UL /* Record registers start at 0x20 */
150
1da177e4
LT		 151/* APCCSR bits */
152
153#define APC_INT_PENDING 0x800000 /* Interrupt Pending */
154#define APC_PLAY_INT 0x400000 /* Playback interrupt */
155#define APC_CAPT_INT 0x200000 /* Capture interrupt */
156#define APC_GENL_INT 0x100000 /* General interrupt */
157#define APC_XINT_ENA 0x80000 /* General ext int. enable */
158#define APC_XINT_PLAY 0x40000 /* Playback ext intr */
159#define APC_XINT_CAPT 0x20000 /* Capture ext intr */
160#define APC_XINT_GENL 0x10000 /* Error ext intr */
161#define APC_XINT_EMPT 0x8000 /* Pipe empty interrupt (0 write to pva) */
162#define APC_XINT_PEMP 0x4000 /* Play pipe empty (pva and pnva not set) */
163#define APC_XINT_PNVA 0x2000 /* Playback NVA dirty */
164#define APC_XINT_PENA 0x1000 /* play pipe empty Int enable */
165#define APC_XINT_COVF 0x800 /* Cap data dropped on floor */
166#define APC_XINT_CNVA 0x400 /* Capture NVA dirty */
167#define APC_XINT_CEMP 0x200 /* Capture pipe empty (cva and cnva not set) */
168#define APC_XINT_CENA 0x100 /* Cap. pipe empty int enable */
169#define APC_PPAUSE 0x80 /* Pause the play DMA */
170#define APC_CPAUSE 0x40 /* Pause the capture DMA */
171#define APC_CDC_RESET 0x20 /* CODEC RESET */
172#define APC_PDMA_READY 0x08 /* Play DMA Go */
173#define APC_CDMA_READY 0x04 /* Capture DMA Go */
174#define APC_CHIP_RESET 0x01 /* Reset the chip */
175
176/* EBUS DMA register offsets */
177
178#define EBDMA_CSR 0x00UL /* Control/Status */
179#define EBDMA_ADDR 0x04UL /* DMA Address */
180#define EBDMA_COUNT 0x08UL /* DMA Count */
181
182/*
183 * Some variables
184 */
185
186static unsigned char freq_bits[14] = {
187 /* 5510 */ 0x00 | CS4231_XTAL2,
188 /* 6620 */ 0x0E | CS4231_XTAL2,
189 /* 8000 */ 0x00 | CS4231_XTAL1,
190 /* 9600 */ 0x0E | CS4231_XTAL1,
191 /* 11025 */ 0x02 | CS4231_XTAL2,
192 /* 16000 */ 0x02 | CS4231_XTAL1,
193 /* 18900 */ 0x04 | CS4231_XTAL2,
194 /* 22050 */ 0x06 | CS4231_XTAL2,
195 /* 27042 */ 0x04 | CS4231_XTAL1,
196 /* 32000 */ 0x06 | CS4231_XTAL1,
197 /* 33075 */ 0x0C | CS4231_XTAL2,
198 /* 37800 */ 0x08 | CS4231_XTAL2,
199 /* 44100 */ 0x0A | CS4231_XTAL2,
200 /* 48000 */ 0x0C | CS4231_XTAL1
201};
202
203static unsigned int rates[14] = {
204 5510, 6620, 8000, 9600, 11025, 16000, 18900, 22050,
205 27042, 32000, 33075, 37800, 44100, 48000
206};
207
be9b7e8c 208static struct snd_pcm_hw_constraint_list hw_constraints_rates = {
c6c2d57b 209 .count = ARRAY_SIZE(rates),
1da177e4
LT		 210 .list = rates,
211};
212
be9b7e8c 213static int snd_cs4231_xrate(struct snd_pcm_runtime *runtime)
1da177e4
LT		 214{
215 return snd_pcm_hw_constraint_list(runtime, 0,
216 SNDRV_PCM_HW_PARAM_RATE,
217 &hw_constraints_rates);
218}
219
220static unsigned char snd_cs4231_original_image[32] =
221{
222 0x00, /* 00/00 - lic */
223 0x00, /* 01/01 - ric */
224 0x9f, /* 02/02 - la1ic */
225 0x9f, /* 03/03 - ra1ic */
226 0x9f, /* 04/04 - la2ic */
227 0x9f, /* 05/05 - ra2ic */
228 0xbf, /* 06/06 - loc */
229 0xbf, /* 07/07 - roc */
230 0x20, /* 08/08 - pdfr */
231 CS4231_AUTOCALIB, /* 09/09 - ic */
232 0x00, /* 0a/10 - pc */
233 0x00, /* 0b/11 - ti */
234 CS4231_MODE2, /* 0c/12 - mi */
235 0x00, /* 0d/13 - lbc */
236 0x00, /* 0e/14 - pbru */
237 0x00, /* 0f/15 - pbrl */
238 0x80, /* 10/16 - afei */
239 0x01, /* 11/17 - afeii */
240 0x9f, /* 12/18 - llic */
241 0x9f, /* 13/19 - rlic */
242 0x00, /* 14/20 - tlb */
243 0x00, /* 15/21 - thb */
244 0x00, /* 16/22 - la3mic/reserved */
245 0x00, /* 17/23 - ra3mic/reserved */
246 0x00, /* 18/24 - afs */
247 0x00, /* 19/25 - lamoc/version */
248 0x00, /* 1a/26 - mioc */
249 0x00, /* 1b/27 - ramoc/reserved */
250 0x20, /* 1c/28 - cdfr */
251 0x00, /* 1d/29 - res4 */
252 0x00, /* 1e/30 - cbru */
253 0x00, /* 1f/31 - cbrl */
254};
255
be9b7e8c 256static u8 __cs4231_readb(struct snd_cs4231 *cp, void __iomem *reg_addr)
1da177e4 257{
c6c2d57b 258 if (cp->flags & CS4231_FLAG_EBUS)
1da177e4 259 return readb(reg_addr);
c6c2d57b 260 else
1da177e4 261 return sbus_readb(reg_addr);
1da177e4
LT		 262}
263
9e9abb4f
KH		 264static void __cs4231_writeb(struct snd_cs4231 *cp, u8 val,
265 void __iomem *reg_addr)
1da177e4 266{
c6c2d57b 267 if (cp->flags & CS4231_FLAG_EBUS)
1da177e4 268 return writeb(val, reg_addr);
c6c2d57b 269 else
1da177e4 270 return sbus_writeb(val, reg_addr);
1da177e4
LT		 271}
272
273/*
274 * Basic I/O functions
275 */
276
c6c2d57b 277static void snd_cs4231_ready(struct snd_cs4231 *chip)
1da177e4
LT		 278{
279 int timeout;
1da177e4 280
7e52f3da
KH		 281 for (timeout = 250; timeout > 0; timeout--) {
282 int val = __cs4231_readb(chip, CS4231U(chip, REGSEL));
283 if ((val & CS4231_INIT) == 0)
284 break;
285 udelay(100);
286 }
1da177e4
LT		 287}
288
9e9abb4f
KH		 289static void snd_cs4231_dout(struct snd_cs4231 *chip, unsigned char reg,
290 unsigned char value)
1da177e4 291{
c6c2d57b 292 snd_cs4231_ready(chip);
a131430c 293#ifdef CONFIG_SND_DEBUG
7e52f3da 294 if (__cs4231_readb(chip, CS4231U(chip, REGSEL)) & CS4231_INIT)
c6c2d57b
KH		 295 snd_printdd("out: auto calibration time out - reg = 0x%x, "
296 "value = 0x%x\n",
297 reg, value);
a131430c 298#endif
7e52f3da 299 __cs4231_writeb(chip, chip->mce_bit | reg, CS4231U(chip, REGSEL));
c6c2d57b 300 wmb();
7e52f3da 301 __cs4231_writeb(chip, value, CS4231U(chip, REG));
1da177e4
LT		 302 mb();
303}
304
c6c2d57b
KH		 305static inline void snd_cs4231_outm(struct snd_cs4231 *chip, unsigned char reg,
306 unsigned char mask, unsigned char value)
1da177e4 307{
c6c2d57b 308 unsigned char tmp = (chip->image[reg] & mask) | value;
1da177e4 309
c6c2d57b
KH		 310 chip->image[reg] = tmp;
311 if (!chip->calibrate_mute)
312 snd_cs4231_dout(chip, reg, tmp);
313}
314
315static void snd_cs4231_out(struct snd_cs4231 *chip, unsigned char reg,
316 unsigned char value)
317{
318 snd_cs4231_dout(chip, reg, value);
1da177e4
LT		 319 chip->image[reg] = value;
320 mb();
1da177e4
LT		 321}
322
be9b7e8c 323static unsigned char snd_cs4231_in(struct snd_cs4231 *chip, unsigned char reg)
1da177e4 324{
c6c2d57b 325 snd_cs4231_ready(chip);
1da177e4 326#ifdef CONFIG_SND_DEBUG
7e52f3da 327 if (__cs4231_readb(chip, CS4231U(chip, REGSEL)) & CS4231_INIT)
c6c2d57b
KH		 328 snd_printdd("in: auto calibration time out - reg = 0x%x\n",
329 reg);
1da177e4 330#endif
7e52f3da 331 __cs4231_writeb(chip, chip->mce_bit | reg, CS4231U(chip, REGSEL));
1da177e4 332 mb();
7e52f3da 333 return __cs4231_readb(chip, CS4231U(chip, REG));
1da177e4
LT		 334}
335
1da177e4
LT		 336/*
337 * CS4231 detection / MCE routines
338 */
339
be9b7e8c 340static void snd_cs4231_busy_wait(struct snd_cs4231 *chip)
1da177e4
LT		 341{
342 int timeout;
343
9e9abb4f 344 /* looks like this sequence is proper for CS4231A chip (GUS MAX) */
1da177e4 345 for (timeout = 5; timeout > 0; timeout--)
7e52f3da 346 __cs4231_readb(chip, CS4231U(chip, REGSEL));
a131430c 347
1da177e4 348 /* end of cleanup sequence */
7e52f3da
KH		 349 for (timeout = 500; timeout > 0; timeout--) {
350 int val = __cs4231_readb(chip, CS4231U(chip, REGSEL));
351 if ((val & CS4231_INIT) == 0)
352 break;
c6c2d57b 353 msleep(1);
7e52f3da 354 }
1da177e4
LT		 355}
356
be9b7e8c 357static void snd_cs4231_mce_up(struct snd_cs4231 *chip)
1da177e4
LT		 358{
359 unsigned long flags;
360 int timeout;
361
362 spin_lock_irqsave(&chip->lock, flags);
c6c2d57b 363 snd_cs4231_ready(chip);
1da177e4 364#ifdef CONFIG_SND_DEBUG
7e52f3da 365 if (__cs4231_readb(chip, CS4231U(chip, REGSEL)) & CS4231_INIT)
a131430c 366 snd_printdd("mce_up - auto calibration time out (0)\n");
1da177e4
LT		 367#endif
368 chip->mce_bit |= CS4231_MCE;
7e52f3da 369 timeout = __cs4231_readb(chip, CS4231U(chip, REGSEL));
1da177e4 370 if (timeout == 0x80)
9e9abb4f
KH		 371 snd_printdd("mce_up [%p]: serious init problem - "
372 "codec still busy\n",
373 chip->port);
1da177e4 374 if (!(timeout & CS4231_MCE))
7e52f3da
KH		 375 __cs4231_writeb(chip, chip->mce_bit | (timeout & 0x1f),
376 CS4231U(chip, REGSEL));
1da177e4
LT		 377 spin_unlock_irqrestore(&chip->lock, flags);
378}
379
be9b7e8c 380static void snd_cs4231_mce_down(struct snd_cs4231 *chip)
1da177e4 381{
9823adf6
KH		 382 unsigned long flags, timeout;
383 int reg;
1da177e4 384
1da177e4 385 snd_cs4231_busy_wait(chip);
9823adf6 386 spin_lock_irqsave(&chip->lock, flags);
1da177e4 387#ifdef CONFIG_SND_DEBUG
7e52f3da
KH		 388 if (__cs4231_readb(chip, CS4231U(chip, REGSEL)) & CS4231_INIT)
389 snd_printdd("mce_down [%p] - auto calibration time out (0)\n",
390 CS4231U(chip, REGSEL));
1da177e4
LT		 391#endif
392 chip->mce_bit &= ~CS4231_MCE;
9823adf6
KH		 393 reg = __cs4231_readb(chip, CS4231U(chip, REGSEL));
394 __cs4231_writeb(chip, chip->mce_bit | (reg & 0x1f),
7e52f3da 395 CS4231U(chip, REGSEL));
9823adf6
KH		 396 if (reg == 0x80)
397 snd_printdd("mce_down [%p]: serious init problem "
398 "- codec still busy\n", chip->port);
399 if ((reg & CS4231_MCE) == 0) {
1da177e4
LT		 400 spin_unlock_irqrestore(&chip->lock, flags);
401 return;
402 }
1da177e4 403
56f91585 404 /*
9823adf6 405 * Wait for auto-calibration (AC) process to finish, i.e. ACI to go low.
56f91585 406 */
9823adf6
KH		 407 timeout = jiffies + msecs_to_jiffies(250);
408 do {
1da177e4 409 spin_unlock_irqrestore(&chip->lock, flags);
b875d650 410 msleep(1);
1da177e4 411 spin_lock_irqsave(&chip->lock, flags);
9823adf6
KH		 412 reg = snd_cs4231_in(chip, CS4231_TEST_INIT);
413 reg &= CS4231_CALIB_IN_PROGRESS;
414 } while (reg && time_before(jiffies, timeout));
1da177e4 415 spin_unlock_irqrestore(&chip->lock, flags);
9823adf6
KH		 416
417 if (reg)
418 snd_printk(KERN_ERR
419 "mce_down - auto calibration time out (2)\n");
1da177e4
LT		 420}
421
be9b7e8c
TI		 422static void snd_cs4231_advance_dma(struct cs4231_dma_control *dma_cont,
423 struct snd_pcm_substream *substream,
424 unsigned int *periods_sent)
1da177e4 425{
be9b7e8c 426 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 427
428 while (1) {
a131430c
CZ		 429 unsigned int period_size = snd_pcm_lib_period_bytes(substream);
430 unsigned int offset = period_size * (*periods_sent);
1da177e4 431
5a19b178
TI		 432 if (WARN_ON(period_size >= (1 << 24)))
433 return;
1da177e4 434
9e9abb4f
KH		 435 if (dma_cont->request(dma_cont,
436 runtime->dma_addr + offset, period_size))
1da177e4 437 return;
1da177e4
LT		 438 (*periods_sent) = ((*periods_sent) + 1) % runtime->periods;
439 }
440}
a131430c 441
be9b7e8c
TI		 442static void cs4231_dma_trigger(struct snd_pcm_substream *substream,
443 unsigned int what, int on)
1da177e4 444{
be9b7e8c
TI		 445 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
446 struct cs4231_dma_control *dma_cont;
a131430c 447
5a820fa7 448 if (what & CS4231_PLAYBACK_ENABLE) {
b128254f 449 dma_cont = &chip->p_dma;
a131430c 450 if (on) {
b128254f
GC		 451 dma_cont->prepare(dma_cont, 0);
452 dma_cont->enable(dma_cont, 1);
453 snd_cs4231_advance_dma(dma_cont,
5a820fa7
GC		 454 chip->playback_substream,
455 &chip->p_periods_sent);
a131430c 456 } else {
b128254f 457 dma_cont->enable(dma_cont, 0);
a131430c 458 }
5a820fa7
GC		 459 }
460 if (what & CS4231_RECORD_ENABLE) {
b128254f 461 dma_cont = &chip->c_dma;
a131430c 462 if (on) {
b128254f
GC		 463 dma_cont->prepare(dma_cont, 1);
464 dma_cont->enable(dma_cont, 1);
465 snd_cs4231_advance_dma(dma_cont,
5a820fa7
GC		 466 chip->capture_substream,
467 &chip->c_periods_sent);
a131430c 468 } else {
b128254f 469 dma_cont->enable(dma_cont, 0);
a131430c 470 }
a131430c 471 }
1da177e4
LT		 472}
473
be9b7e8c 474static int snd_cs4231_trigger(struct snd_pcm_substream *substream, int cmd)
1da177e4 475{
be9b7e8c 476 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 477 int result = 0;
478
479 switch (cmd) {
480 case SNDRV_PCM_TRIGGER_START:
481 case SNDRV_PCM_TRIGGER_STOP:
482 {
483 unsigned int what = 0;
be9b7e8c 484 struct snd_pcm_substream *s;
1da177e4
LT		 485 unsigned long flags;
486
ef991b95 487 snd_pcm_group_for_each_entry(s, substream) {
1da177e4
LT		 488 if (s == chip->playback_substream) {
489 what |= CS4231_PLAYBACK_ENABLE;
490 snd_pcm_trigger_done(s, substream);
491 } else if (s == chip->capture_substream) {
492 what |= CS4231_RECORD_ENABLE;
493 snd_pcm_trigger_done(s, substream);
494 }
495 }
496
1da177e4
LT		 497 spin_lock_irqsave(&chip->lock, flags);
498 if (cmd == SNDRV_PCM_TRIGGER_START) {
a131430c 499 cs4231_dma_trigger(substream, what, 1);
1da177e4 500 chip->image[CS4231_IFACE_CTRL] |= what;
1da177e4 501 } else {
a131430c 502 cs4231_dma_trigger(substream, what, 0);
1da177e4
LT		 503 chip->image[CS4231_IFACE_CTRL] &= ~what;
504 }
505 snd_cs4231_out(chip, CS4231_IFACE_CTRL,
506 chip->image[CS4231_IFACE_CTRL]);
507 spin_unlock_irqrestore(&chip->lock, flags);
508 break;
509 }
510 default:
511 result = -EINVAL;
512 break;
513 }
a131430c 514
1da177e4
LT		 515 return result;
516}
517
518/*
519 * CODEC I/O
520 */
521
522static unsigned char snd_cs4231_get_rate(unsigned int rate)
523{
524 int i;
525
526 for (i = 0; i < 14; i++)
527 if (rate == rates[i])
528 return freq_bits[i];
9e9abb4f 529
1da177e4
LT		 530 return freq_bits[13];
531}
532
9e9abb4f
KH		 533static unsigned char snd_cs4231_get_format(struct snd_cs4231 *chip, int format,
534 int channels)
1da177e4
LT		 535{
536 unsigned char rformat;
537
538 rformat = CS4231_LINEAR_8;
539 switch (format) {
9e9abb4f
KH		 540 case SNDRV_PCM_FORMAT_MU_LAW:
541 rformat = CS4231_ULAW_8;
542 break;
543 case SNDRV_PCM_FORMAT_A_LAW:
544 rformat = CS4231_ALAW_8;
545 break;
546 case SNDRV_PCM_FORMAT_S16_LE:
547 rformat = CS4231_LINEAR_16;
548 break;
549 case SNDRV_PCM_FORMAT_S16_BE:
550 rformat = CS4231_LINEAR_16_BIG;
551 break;
552 case SNDRV_PCM_FORMAT_IMA_ADPCM:
553 rformat = CS4231_ADPCM_16;
554 break;
1da177e4
LT		 555 }
556 if (channels > 1)
557 rformat |= CS4231_STEREO;
1da177e4
LT		 558 return rformat;
559}
560
be9b7e8c 561static void snd_cs4231_calibrate_mute(struct snd_cs4231 *chip, int mute)
1da177e4
LT		 562{
563 unsigned long flags;
564
565 mute = mute ? 1 : 0;
566 spin_lock_irqsave(&chip->lock, flags);
567 if (chip->calibrate_mute == mute) {
568 spin_unlock_irqrestore(&chip->lock, flags);
569 return;
570 }
571 if (!mute) {
572 snd_cs4231_dout(chip, CS4231_LEFT_INPUT,
573 chip->image[CS4231_LEFT_INPUT]);
574 snd_cs4231_dout(chip, CS4231_RIGHT_INPUT,
575 chip->image[CS4231_RIGHT_INPUT]);
576 snd_cs4231_dout(chip, CS4231_LOOPBACK,
577 chip->image[CS4231_LOOPBACK]);
578 }
579 snd_cs4231_dout(chip, CS4231_AUX1_LEFT_INPUT,
580 mute ? 0x80 : chip->image[CS4231_AUX1_LEFT_INPUT]);
581 snd_cs4231_dout(chip, CS4231_AUX1_RIGHT_INPUT,
582 mute ? 0x80 : chip->image[CS4231_AUX1_RIGHT_INPUT]);
583 snd_cs4231_dout(chip, CS4231_AUX2_LEFT_INPUT,
584 mute ? 0x80 : chip->image[CS4231_AUX2_LEFT_INPUT]);
585 snd_cs4231_dout(chip, CS4231_AUX2_RIGHT_INPUT,
586 mute ? 0x80 : chip->image[CS4231_AUX2_RIGHT_INPUT]);
587 snd_cs4231_dout(chip, CS4231_LEFT_OUTPUT,
588 mute ? 0x80 : chip->image[CS4231_LEFT_OUTPUT]);
589 snd_cs4231_dout(chip, CS4231_RIGHT_OUTPUT,
590 mute ? 0x80 : chip->image[CS4231_RIGHT_OUTPUT]);
591 snd_cs4231_dout(chip, CS4231_LEFT_LINE_IN,
592 mute ? 0x80 : chip->image[CS4231_LEFT_LINE_IN]);
593 snd_cs4231_dout(chip, CS4231_RIGHT_LINE_IN,
594 mute ? 0x80 : chip->image[CS4231_RIGHT_LINE_IN]);
595 snd_cs4231_dout(chip, CS4231_MONO_CTRL,
596 mute ? 0xc0 : chip->image[CS4231_MONO_CTRL]);
597 chip->calibrate_mute = mute;
598 spin_unlock_irqrestore(&chip->lock, flags);
599}
600
9e9abb4f
KH		 601static void snd_cs4231_playback_format(struct snd_cs4231 *chip,
602 struct snd_pcm_hw_params *params,
1da177e4
LT		 603 unsigned char pdfr)
604{
605 unsigned long flags;
606
12aa7579 607 mutex_lock(&chip->mce_mutex);
1da177e4
LT		 608 snd_cs4231_calibrate_mute(chip, 1);
609
610 snd_cs4231_mce_up(chip);
611
612 spin_lock_irqsave(&chip->lock, flags);
613 snd_cs4231_out(chip, CS4231_PLAYBK_FORMAT,
614 (chip->image[CS4231_IFACE_CTRL] & CS4231_RECORD_ENABLE) ?
615 (pdfr & 0xf0) | (chip->image[CS4231_REC_FORMAT] & 0x0f) :
616 pdfr);
617 spin_unlock_irqrestore(&chip->lock, flags);
618
619 snd_cs4231_mce_down(chip);
620
621 snd_cs4231_calibrate_mute(chip, 0);
12aa7579 622 mutex_unlock(&chip->mce_mutex);
1da177e4
LT		 623}
624
9e9abb4f
KH		 625static void snd_cs4231_capture_format(struct snd_cs4231 *chip,
626 struct snd_pcm_hw_params *params,
627 unsigned char cdfr)
1da177e4
LT		 628{
629 unsigned long flags;
630
12aa7579 631 mutex_lock(&chip->mce_mutex);
1da177e4
LT		 632 snd_cs4231_calibrate_mute(chip, 1);
633
634 snd_cs4231_mce_up(chip);
635
636 spin_lock_irqsave(&chip->lock, flags);
637 if (!(chip->image[CS4231_IFACE_CTRL] & CS4231_PLAYBACK_ENABLE)) {
638 snd_cs4231_out(chip, CS4231_PLAYBK_FORMAT,
639 ((chip->image[CS4231_PLAYBK_FORMAT]) & 0xf0) |
640 (cdfr & 0x0f));
641 spin_unlock_irqrestore(&chip->lock, flags);
642 snd_cs4231_mce_down(chip);
643 snd_cs4231_mce_up(chip);
644 spin_lock_irqsave(&chip->lock, flags);
645 }
646 snd_cs4231_out(chip, CS4231_REC_FORMAT, cdfr);
647 spin_unlock_irqrestore(&chip->lock, flags);
648
649 snd_cs4231_mce_down(chip);
650
651 snd_cs4231_calibrate_mute(chip, 0);
12aa7579 652 mutex_unlock(&chip->mce_mutex);
1da177e4
LT		 653}
654
655/*
656 * Timer interface
657 */
658
be9b7e8c 659static unsigned long snd_cs4231_timer_resolution(struct snd_timer *timer)
1da177e4 660{
be9b7e8c 661 struct snd_cs4231 *chip = snd_timer_chip(timer);
1da177e4
LT		 662
663 return chip->image[CS4231_PLAYBK_FORMAT] & 1 ? 9969 : 9920;
664}
665
be9b7e8c 666static int snd_cs4231_timer_start(struct snd_timer *timer)
1da177e4
LT		 667{
668 unsigned long flags;
669 unsigned int ticks;
be9b7e8c 670 struct snd_cs4231 *chip = snd_timer_chip(timer);
1da177e4
LT		 671
672 spin_lock_irqsave(&chip->lock, flags);
673 ticks = timer->sticks;
674 if ((chip->image[CS4231_ALT_FEATURE_1] & CS4231_TIMER_ENABLE) == 0 ||
675 (unsigned char)(ticks >> 8) != chip->image[CS4231_TIMER_HIGH] ||
676 (unsigned char)ticks != chip->image[CS4231_TIMER_LOW]) {
677 snd_cs4231_out(chip, CS4231_TIMER_HIGH,
678 chip->image[CS4231_TIMER_HIGH] =
679 (unsigned char) (ticks >> 8));
680 snd_cs4231_out(chip, CS4231_TIMER_LOW,
681 chip->image[CS4231_TIMER_LOW] =
682 (unsigned char) ticks);
683 snd_cs4231_out(chip, CS4231_ALT_FEATURE_1,
9e9abb4f
KH		 684 chip->image[CS4231_ALT_FEATURE_1] |
685 CS4231_TIMER_ENABLE);
1da177e4
LT		 686 }
687 spin_unlock_irqrestore(&chip->lock, flags);
688
689 return 0;
690}
691
be9b7e8c 692static int snd_cs4231_timer_stop(struct snd_timer *timer)
1da177e4
LT		 693{
694 unsigned long flags;
be9b7e8c 695 struct snd_cs4231 *chip = snd_timer_chip(timer);
1da177e4
LT		 696
697 spin_lock_irqsave(&chip->lock, flags);
9e9abb4f 698 chip->image[CS4231_ALT_FEATURE_1] &= ~CS4231_TIMER_ENABLE;
1da177e4 699 snd_cs4231_out(chip, CS4231_ALT_FEATURE_1,
9e9abb4f 700 chip->image[CS4231_ALT_FEATURE_1]);
1da177e4
LT		 701 spin_unlock_irqrestore(&chip->lock, flags);
702
703 return 0;
704}
705
32e02a7b 706static void snd_cs4231_init(struct snd_cs4231 *chip)
1da177e4
LT		 707{
708 unsigned long flags;
709
710 snd_cs4231_mce_down(chip);
711
712#ifdef SNDRV_DEBUG_MCE
a131430c 713 snd_printdd("init: (1)\n");
1da177e4
LT		 714#endif
715 snd_cs4231_mce_up(chip);
716 spin_lock_irqsave(&chip->lock, flags);
9e9abb4f
KH		 717 chip->image[CS4231_IFACE_CTRL] &= ~(CS4231_PLAYBACK_ENABLE |
718 CS4231_PLAYBACK_PIO |
719 CS4231_RECORD_ENABLE |
720 CS4231_RECORD_PIO |
1da177e4
LT		 721 CS4231_CALIB_MODE);
722 chip->image[CS4231_IFACE_CTRL] |= CS4231_AUTOCALIB;
723 snd_cs4231_out(chip, CS4231_IFACE_CTRL, chip->image[CS4231_IFACE_CTRL]);
724 spin_unlock_irqrestore(&chip->lock, flags);
725 snd_cs4231_mce_down(chip);
726
727#ifdef SNDRV_DEBUG_MCE
a131430c 728 snd_printdd("init: (2)\n");
1da177e4
LT		 729#endif
730
731 snd_cs4231_mce_up(chip);
732 spin_lock_irqsave(&chip->lock, flags);
9e9abb4f
KH		 733 snd_cs4231_out(chip, CS4231_ALT_FEATURE_1,
734 chip->image[CS4231_ALT_FEATURE_1]);
1da177e4
LT		 735 spin_unlock_irqrestore(&chip->lock, flags);
736 snd_cs4231_mce_down(chip);
737
738#ifdef SNDRV_DEBUG_MCE
9e9abb4f
KH		 739 snd_printdd("init: (3) - afei = 0x%x\n",
740 chip->image[CS4231_ALT_FEATURE_1]);
1da177e4
LT		 741#endif
742
743 spin_lock_irqsave(&chip->lock, flags);
9e9abb4f
KH		 744 snd_cs4231_out(chip, CS4231_ALT_FEATURE_2,
745 chip->image[CS4231_ALT_FEATURE_2]);
1da177e4
LT		 746 spin_unlock_irqrestore(&chip->lock, flags);
747
748 snd_cs4231_mce_up(chip);
749 spin_lock_irqsave(&chip->lock, flags);
9e9abb4f
KH		 750 snd_cs4231_out(chip, CS4231_PLAYBK_FORMAT,
751 chip->image[CS4231_PLAYBK_FORMAT]);
1da177e4
LT		 752 spin_unlock_irqrestore(&chip->lock, flags);
753 snd_cs4231_mce_down(chip);
754
755#ifdef SNDRV_DEBUG_MCE
a131430c 756 snd_printdd("init: (4)\n");
1da177e4
LT		 757#endif
758
759 snd_cs4231_mce_up(chip);
760 spin_lock_irqsave(&chip->lock, flags);
761 snd_cs4231_out(chip, CS4231_REC_FORMAT, chip->image[CS4231_REC_FORMAT]);
762 spin_unlock_irqrestore(&chip->lock, flags);
763 snd_cs4231_mce_down(chip);
764
765#ifdef SNDRV_DEBUG_MCE
a131430c 766 snd_printdd("init: (5)\n");
1da177e4
LT		 767#endif
768}
769
be9b7e8c 770static int snd_cs4231_open(struct snd_cs4231 *chip, unsigned int mode)
1da177e4
LT		 771{
772 unsigned long flags;
773
12aa7579 774 mutex_lock(&chip->open_mutex);
1da177e4 775 if ((chip->mode & mode)) {
12aa7579 776 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 777 return -EAGAIN;
778 }
779 if (chip->mode & CS4231_MODE_OPEN) {
780 chip->mode |= mode;
12aa7579 781 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 782 return 0;
783 }
784 /* ok. now enable and ack CODEC IRQ */
785 spin_lock_irqsave(&chip->lock, flags);
786 snd_cs4231_out(chip, CS4231_IRQ_STATUS, CS4231_PLAYBACK_IRQ |
787 CS4231_RECORD_IRQ |
788 CS4231_TIMER_IRQ);
789 snd_cs4231_out(chip, CS4231_IRQ_STATUS, 0);
7e52f3da
KH		 790 __cs4231_writeb(chip, 0, CS4231U(chip, STATUS)); /* clear IRQ */
791 __cs4231_writeb(chip, 0, CS4231U(chip, STATUS)); /* clear IRQ */
1da177e4
LT		 792
793 snd_cs4231_out(chip, CS4231_IRQ_STATUS, CS4231_PLAYBACK_IRQ |
794 CS4231_RECORD_IRQ |
795 CS4231_TIMER_IRQ);
796 snd_cs4231_out(chip, CS4231_IRQ_STATUS, 0);
a131430c 797
1da177e4
LT		 798 spin_unlock_irqrestore(&chip->lock, flags);
799
800 chip->mode = mode;
12aa7579 801 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 802 return 0;
803}
804
be9b7e8c 805static void snd_cs4231_close(struct snd_cs4231 *chip, unsigned int mode)
1da177e4
LT		 806{
807 unsigned long flags;
808
12aa7579 809 mutex_lock(&chip->open_mutex);
1da177e4
LT		 810 chip->mode &= ~mode;
811 if (chip->mode & CS4231_MODE_OPEN) {
12aa7579 812 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 813 return;
814 }
815 snd_cs4231_calibrate_mute(chip, 1);
816
817 /* disable IRQ */
818 spin_lock_irqsave(&chip->lock, flags);
819 snd_cs4231_out(chip, CS4231_IRQ_STATUS, 0);
7e52f3da
KH		 820 __cs4231_writeb(chip, 0, CS4231U(chip, STATUS)); /* clear IRQ */
821 __cs4231_writeb(chip, 0, CS4231U(chip, STATUS)); /* clear IRQ */
1da177e4
LT		 822
823 /* now disable record & playback */
824
825 if (chip->image[CS4231_IFACE_CTRL] &
826 (CS4231_PLAYBACK_ENABLE | CS4231_PLAYBACK_PIO |
827 CS4231_RECORD_ENABLE | CS4231_RECORD_PIO)) {
828 spin_unlock_irqrestore(&chip->lock, flags);
829 snd_cs4231_mce_up(chip);
830 spin_lock_irqsave(&chip->lock, flags);
831 chip->image[CS4231_IFACE_CTRL] &=
832 ~(CS4231_PLAYBACK_ENABLE | CS4231_PLAYBACK_PIO |
833 CS4231_RECORD_ENABLE | CS4231_RECORD_PIO);
9e9abb4f
KH		 834 snd_cs4231_out(chip, CS4231_IFACE_CTRL,
835 chip->image[CS4231_IFACE_CTRL]);
1da177e4
LT		 836 spin_unlock_irqrestore(&chip->lock, flags);
837 snd_cs4231_mce_down(chip);
838 spin_lock_irqsave(&chip->lock, flags);
839 }
840
841 /* clear IRQ again */
842 snd_cs4231_out(chip, CS4231_IRQ_STATUS, 0);
7e52f3da
KH		 843 __cs4231_writeb(chip, 0, CS4231U(chip, STATUS)); /* clear IRQ */
844 __cs4231_writeb(chip, 0, CS4231U(chip, STATUS)); /* clear IRQ */
1da177e4
LT		 845 spin_unlock_irqrestore(&chip->lock, flags);
846
847 snd_cs4231_calibrate_mute(chip, 0);
848
849 chip->mode = 0;
12aa7579 850 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 851}
852
853/*
854 * timer open/close
855 */
856
be9b7e8c 857static int snd_cs4231_timer_open(struct snd_timer *timer)
1da177e4 858{
be9b7e8c 859 struct snd_cs4231 *chip = snd_timer_chip(timer);
1da177e4
LT		 860 snd_cs4231_open(chip, CS4231_MODE_TIMER);
861 return 0;
862}
863
9e9abb4f 864static int snd_cs4231_timer_close(struct snd_timer *timer)
1da177e4 865{
be9b7e8c 866 struct snd_cs4231 *chip = snd_timer_chip(timer);
1da177e4
LT		 867 snd_cs4231_close(chip, CS4231_MODE_TIMER);
868 return 0;
869}
870
9e9abb4f 871static struct snd_timer_hardware snd_cs4231_timer_table = {
1da177e4
LT		 872 .flags = SNDRV_TIMER_HW_AUTO,
873 .resolution = 9945,
874 .ticks = 65535,
875 .open = snd_cs4231_timer_open,
876 .close = snd_cs4231_timer_close,
877 .c_resolution = snd_cs4231_timer_resolution,
878 .start = snd_cs4231_timer_start,
879 .stop = snd_cs4231_timer_stop,
880};
881
882/*
883 * ok.. exported functions..
884 */
885
be9b7e8c
TI		 886static int snd_cs4231_playback_hw_params(struct snd_pcm_substream *substream,
887 struct snd_pcm_hw_params *hw_params)
1da177e4 888{
be9b7e8c 889 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 890 unsigned char new_pdfr;
891 int err;
892
9e9abb4f
KH		 893 err = snd_pcm_lib_malloc_pages(substream,
894 params_buffer_bytes(hw_params));
895 if (err < 0)
1da177e4
LT		 896 return err;
897 new_pdfr = snd_cs4231_get_format(chip, params_format(hw_params),
898 params_channels(hw_params)) |
899 snd_cs4231_get_rate(params_rate(hw_params));
900 snd_cs4231_playback_format(chip, hw_params, new_pdfr);
901
902 return 0;
903}
904
be9b7e8c 905static int snd_cs4231_playback_prepare(struct snd_pcm_substream *substream)
1da177e4 906{
be9b7e8c
TI		 907 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
908 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4 909 unsigned long flags;
a522409e 910 int ret = 0;
1da177e4
LT		 911
912 spin_lock_irqsave(&chip->lock, flags);
a131430c 913
1da177e4
LT		 914 chip->image[CS4231_IFACE_CTRL] &= ~(CS4231_PLAYBACK_ENABLE |
915 CS4231_PLAYBACK_PIO);
a131430c 916
a522409e
WY		 917 if (WARN_ON(runtime->period_size > 0xffff + 1)) {
918 ret = -EINVAL;
919 goto out;
920 }
a131430c 921
a131430c 922 chip->p_periods_sent = 0;
a522409e
WY		 923
924out:
1da177e4
LT		 925 spin_unlock_irqrestore(&chip->lock, flags);
926
a522409e 927 return ret;
1da177e4
LT		 928}
929
be9b7e8c
TI		 930static int snd_cs4231_capture_hw_params(struct snd_pcm_substream *substream,
931 struct snd_pcm_hw_params *hw_params)
1da177e4 932{
be9b7e8c 933 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 934 unsigned char new_cdfr;
935 int err;
936
9e9abb4f
KH		 937 err = snd_pcm_lib_malloc_pages(substream,
938 params_buffer_bytes(hw_params));
939 if (err < 0)
1da177e4
LT		 940 return err;
941 new_cdfr = snd_cs4231_get_format(chip, params_format(hw_params),
942 params_channels(hw_params)) |
943 snd_cs4231_get_rate(params_rate(hw_params));
944 snd_cs4231_capture_format(chip, hw_params, new_cdfr);
945
946 return 0;
947}
948
be9b7e8c 949static int snd_cs4231_capture_prepare(struct snd_pcm_substream *substream)
1da177e4 950{
be9b7e8c 951 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
1da177e4
LT		 952 unsigned long flags;
953
954 spin_lock_irqsave(&chip->lock, flags);
955 chip->image[CS4231_IFACE_CTRL] &= ~(CS4231_RECORD_ENABLE |
956 CS4231_RECORD_PIO);
957
a131430c 958
5a820fa7 959 chip->c_periods_sent = 0;
1da177e4
LT		 960 spin_unlock_irqrestore(&chip->lock, flags);
961
962 return 0;
963}
964
be9b7e8c 965static void snd_cs4231_overrange(struct snd_cs4231 *chip)
1da177e4
LT		 966{
967 unsigned long flags;
968 unsigned char res;
969
970 spin_lock_irqsave(&chip->lock, flags);
971 res = snd_cs4231_in(chip, CS4231_TEST_INIT);
972 spin_unlock_irqrestore(&chip->lock, flags);
973
9e9abb4f
KH		 974 /* detect overrange only above 0dB; may be user selectable? */
975 if (res & (0x08 | 0x02))
1da177e4
LT		 976 chip->capture_substream->runtime->overrange++;
977}
978
be9b7e8c 979static void snd_cs4231_play_callback(struct snd_cs4231 *chip)
1da177e4 980{
1da177e4
LT		 981 if (chip->image[CS4231_IFACE_CTRL] & CS4231_PLAYBACK_ENABLE) {
982 snd_pcm_period_elapsed(chip->playback_substream);
b128254f 983 snd_cs4231_advance_dma(&chip->p_dma, chip->playback_substream,
1da177e4
LT		 984 &chip->p_periods_sent);
985 }
986}
987
be9b7e8c 988static void snd_cs4231_capture_callback(struct snd_cs4231 *chip)
1da177e4 989{
1da177e4
LT		 990 if (chip->image[CS4231_IFACE_CTRL] & CS4231_RECORD_ENABLE) {
991 snd_pcm_period_elapsed(chip->capture_substream);
b128254f 992 snd_cs4231_advance_dma(&chip->c_dma, chip->capture_substream,
1da177e4
LT		 993 &chip->c_periods_sent);
994 }
995}
1da177e4 996
9e9abb4f
KH		 997static snd_pcm_uframes_t snd_cs4231_playback_pointer(
998 struct snd_pcm_substream *substream)
1da177e4 999{
be9b7e8c
TI		 1000 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
1001 struct cs4231_dma_control *dma_cont = &chip->p_dma;
5a820fa7 1002 size_t ptr;
9e9abb4f 1003
1da177e4
LT		 1004 if (!(chip->image[CS4231_IFACE_CTRL] & CS4231_PLAYBACK_ENABLE))
1005 return 0;
b128254f
GC		 1006 ptr = dma_cont->address(dma_cont);
1007 if (ptr != 0)
1008 ptr -= substream->runtime->dma_addr;
9e9abb4f 1009
1da177e4
LT		 1010 return bytes_to_frames(substream->runtime, ptr);
1011}
1012
9e9abb4f
KH		 1013static snd_pcm_uframes_t snd_cs4231_capture_pointer(
1014 struct snd_pcm_substream *substream)
1da177e4 1015{
be9b7e8c
TI		 1016 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
1017 struct cs4231_dma_control *dma_cont = &chip->c_dma;
5a820fa7 1018 size_t ptr;
9e9abb4f 1019
1da177e4
LT		 1020 if (!(chip->image[CS4231_IFACE_CTRL] & CS4231_RECORD_ENABLE))
1021 return 0;
b128254f
GC		 1022 ptr = dma_cont->address(dma_cont);
1023 if (ptr != 0)
1024 ptr -= substream->runtime->dma_addr;
9e9abb4f 1025
1da177e4
LT		 1026 return bytes_to_frames(substream->runtime, ptr);
1027}
1028
32e02a7b 1029static int snd_cs4231_probe(struct snd_cs4231 *chip)
1da177e4
LT		 1030{
1031 unsigned long flags;
9e9abb4f
KH		 1032 int i;
1033 int id = 0;
1034 int vers = 0;
1da177e4
LT		 1035 unsigned char *ptr;
1036
1da177e4
LT		 1037 for (i = 0; i < 50; i++) {
1038 mb();
7e52f3da 1039 if (__cs4231_readb(chip, CS4231U(chip, REGSEL)) & CS4231_INIT)
9e9abb4f 1040 msleep(2);
1da177e4
LT		 1041 else {
1042 spin_lock_irqsave(&chip->lock, flags);
1043 snd_cs4231_out(chip, CS4231_MISC_INFO, CS4231_MODE2);
1044 id = snd_cs4231_in(chip, CS4231_MISC_INFO) & 0x0f;
1045 vers = snd_cs4231_in(chip, CS4231_VERSION);
1046 spin_unlock_irqrestore(&chip->lock, flags);
1047 if (id == 0x0a)
1048 break; /* this is valid value */
1049 }
1050 }
1051 snd_printdd("cs4231: port = %p, id = 0x%x\n", chip->port, id);
1052 if (id != 0x0a)
1053 return -ENODEV; /* no valid device found */
1054
1055 spin_lock_irqsave(&chip->lock, flags);
1056
7e52f3da
KH		 1057 /* clear any pendings IRQ */
1058 __cs4231_readb(chip, CS4231U(chip, STATUS));
1059 __cs4231_writeb(chip, 0, CS4231U(chip, STATUS));
1da177e4
LT		 1060 mb();
1061
1062 spin_unlock_irqrestore(&chip->lock, flags);
1063
1064 chip->image[CS4231_MISC_INFO] = CS4231_MODE2;
1065 chip->image[CS4231_IFACE_CTRL] =
1066 chip->image[CS4231_IFACE_CTRL] & ~CS4231_SINGLE_DMA;
1067 chip->image[CS4231_ALT_FEATURE_1] = 0x80;
1068 chip->image[CS4231_ALT_FEATURE_2] = 0x01;
1069 if (vers & 0x20)
1070 chip->image[CS4231_ALT_FEATURE_2] |= 0x02;
1071
1072 ptr = (unsigned char *) &chip->image;
1073
1074 snd_cs4231_mce_down(chip);
1075
1076 spin_lock_irqsave(&chip->lock, flags);
1077
1078 for (i = 0; i < 32; i++) /* ok.. fill all CS4231 registers */
1079 snd_cs4231_out(chip, i, *ptr++);
1080
1081 spin_unlock_irqrestore(&chip->lock, flags);
1082
1083 snd_cs4231_mce_up(chip);
1084
1085 snd_cs4231_mce_down(chip);
1086
1087 mdelay(2);
1088
1089 return 0; /* all things are ok.. */
1090}
1091
9e9abb4f
KH		 1092static struct snd_pcm_hardware snd_cs4231_playback = {
1093 .info = SNDRV_PCM_INFO_MMAP |
1094 SNDRV_PCM_INFO_INTERLEAVED |
1095 SNDRV_PCM_INFO_MMAP_VALID |
1096 SNDRV_PCM_INFO_SYNC_START,
1097 .formats = SNDRV_PCM_FMTBIT_MU_LAW |
1098 SNDRV_PCM_FMTBIT_A_LAW |
1099 SNDRV_PCM_FMTBIT_IMA_ADPCM |
1100 SNDRV_PCM_FMTBIT_U8 |
1101 SNDRV_PCM_FMTBIT_S16_LE |
1102 SNDRV_PCM_FMTBIT_S16_BE,
1103 .rates = SNDRV_PCM_RATE_KNOT |
1104 SNDRV_PCM_RATE_8000_48000,
1da177e4
LT		 1105 .rate_min = 5510,
1106 .rate_max = 48000,
1107 .channels_min = 1,
1108 .channels_max = 2,
9e9abb4f 1109 .buffer_bytes_max = 32 * 1024,
f9af1d9d 1110 .period_bytes_min = 64,
9e9abb4f 1111 .period_bytes_max = 32 * 1024,
1da177e4
LT		 1112 .periods_min = 1,
1113 .periods_max = 1024,
1114};
1115
9e9abb4f
KH		 1116static struct snd_pcm_hardware snd_cs4231_capture = {
1117 .info = SNDRV_PCM_INFO_MMAP |
1118 SNDRV_PCM_INFO_INTERLEAVED |
1119 SNDRV_PCM_INFO_MMAP_VALID |
1120 SNDRV_PCM_INFO_SYNC_START,
1121 .formats = SNDRV_PCM_FMTBIT_MU_LAW |
1122 SNDRV_PCM_FMTBIT_A_LAW |
1123 SNDRV_PCM_FMTBIT_IMA_ADPCM |
1124 SNDRV_PCM_FMTBIT_U8 |
1125 SNDRV_PCM_FMTBIT_S16_LE |
1126 SNDRV_PCM_FMTBIT_S16_BE,
1127 .rates = SNDRV_PCM_RATE_KNOT |
1128 SNDRV_PCM_RATE_8000_48000,
1da177e4
LT		 1129 .rate_min = 5510,
1130 .rate_max = 48000,
1131 .channels_min = 1,
1132 .channels_max = 2,
9e9abb4f 1133 .buffer_bytes_max = 32 * 1024,
f9af1d9d 1134 .period_bytes_min = 64,
9e9abb4f 1135 .period_bytes_max = 32 * 1024,
1da177e4
LT		 1136 .periods_min = 1,
1137 .periods_max = 1024,
1138};
1139
be9b7e8c 1140static int snd_cs4231_playback_open(struct snd_pcm_substream *substream)
1da177e4 1141{
be9b7e8c
TI		 1142 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
1143 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1144 int err;
1145
1146 runtime->hw = snd_cs4231_playback;
1147
9e9abb4f
KH		 1148 err = snd_cs4231_open(chip, CS4231_MODE_PLAY);
1149 if (err < 0) {
1da177e4
LT		 1150 snd_free_pages(runtime->dma_area, runtime->dma_bytes);
1151 return err;
1152 }
1153 chip->playback_substream = substream;
1154 chip->p_periods_sent = 0;
1155 snd_pcm_set_sync(substream);
1156 snd_cs4231_xrate(runtime);
1157
1158 return 0;
1159}
1160
be9b7e8c 1161static int snd_cs4231_capture_open(struct snd_pcm_substream *substream)
1da177e4 1162{
be9b7e8c
TI		 1163 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
1164 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1165 int err;
1166
1167 runtime->hw = snd_cs4231_capture;
1168
9e9abb4f
KH		 1169 err = snd_cs4231_open(chip, CS4231_MODE_RECORD);
1170 if (err < 0) {
1da177e4
LT		 1171 snd_free_pages(runtime->dma_area, runtime->dma_bytes);
1172 return err;
1173 }
1174 chip->capture_substream = substream;
1175 chip->c_periods_sent = 0;
1176 snd_pcm_set_sync(substream);
1177 snd_cs4231_xrate(runtime);
1178
1179 return 0;
1180}
1181
be9b7e8c 1182static int snd_cs4231_playback_close(struct snd_pcm_substream *substream)
1da177e4 1183{
be9b7e8c 1184 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
1da177e4 1185
1da177e4 1186 snd_cs4231_close(chip, CS4231_MODE_PLAY);
b128254f 1187 chip->playback_substream = NULL;
1da177e4
LT		 1188
1189 return 0;
1190}
1191
be9b7e8c 1192static int snd_cs4231_capture_close(struct snd_pcm_substream *substream)
1da177e4 1193{
be9b7e8c 1194 struct snd_cs4231 *chip = snd_pcm_substream_chip(substream);
1da177e4 1195
1da177e4 1196 snd_cs4231_close(chip, CS4231_MODE_RECORD);
b128254f 1197 chip->capture_substream = NULL;
1da177e4
LT		 1198
1199 return 0;
1200}
1201
1202/* XXX We can do some power-management, in particular on EBUS using
1203 * XXX the audio AUXIO register...
1204 */
1205
be9b7e8c 1206static struct snd_pcm_ops snd_cs4231_playback_ops = {
1da177e4
LT		 1207 .open = snd_cs4231_playback_open,
1208 .close = snd_cs4231_playback_close,
1209 .ioctl = snd_pcm_lib_ioctl,
1210 .hw_params = snd_cs4231_playback_hw_params,
c6c2d57b 1211 .hw_free = snd_pcm_lib_free_pages,
1da177e4
LT		 1212 .prepare = snd_cs4231_playback_prepare,
1213 .trigger = snd_cs4231_trigger,
1214 .pointer = snd_cs4231_playback_pointer,
1215};
1216
be9b7e8c 1217static struct snd_pcm_ops snd_cs4231_capture_ops = {
1da177e4
LT		 1218 .open = snd_cs4231_capture_open,
1219 .close = snd_cs4231_capture_close,
1220 .ioctl = snd_pcm_lib_ioctl,
1221 .hw_params = snd_cs4231_capture_hw_params,
c6c2d57b 1222 .hw_free = snd_pcm_lib_free_pages,
1da177e4
LT		 1223 .prepare = snd_cs4231_capture_prepare,
1224 .trigger = snd_cs4231_trigger,
1225 .pointer = snd_cs4231_capture_pointer,
1226};
1227
32e02a7b 1228static int snd_cs4231_pcm(struct snd_card *card)
1da177e4 1229{
c6c2d57b 1230 struct snd_cs4231 *chip = card->private_data;
be9b7e8c 1231 struct snd_pcm *pcm;
1da177e4
LT		 1232 int err;
1233
c6c2d57b
KH		 1234 err = snd_pcm_new(card, "CS4231", 0, 1, 1, &pcm);
1235 if (err < 0)
1da177e4
LT		 1236 return err;
1237
9e9abb4f
KH		 1238 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_PLAYBACK,
1239 &snd_cs4231_playback_ops);
1240 snd_pcm_set_ops(pcm, SNDRV_PCM_STREAM_CAPTURE,
1241 &snd_cs4231_capture_ops);
1242
1da177e4
LT		 1243 /* global setup */
1244 pcm->private_data = chip;
1da177e4
LT		 1245 pcm->info_flags = SNDRV_PCM_INFO_JOINT_DUPLEX;
1246 strcpy(pcm->name, "CS4231");
1247
afc88ad6
DM		 1248 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
1249 &chip->op->dev,
1250 64 * 1024, 128 * 1024);
1da177e4
LT		 1251
1252 chip->pcm = pcm;
1253
1254 return 0;
1255}
1256
32e02a7b 1257static int snd_cs4231_timer(struct snd_card *card)
1da177e4 1258{
c6c2d57b 1259 struct snd_cs4231 *chip = card->private_data;
be9b7e8c
TI		 1260 struct snd_timer *timer;
1261 struct snd_timer_id tid;
1da177e4
LT		 1262 int err;
1263
1264 /* Timer initialization */
1265 tid.dev_class = SNDRV_TIMER_CLASS_CARD;
1266 tid.dev_sclass = SNDRV_TIMER_SCLASS_NONE;
c6c2d57b 1267 tid.card = card->number;
1da177e4
LT		 1268 tid.device = 0;
1269 tid.subdevice = 0;
c6c2d57b
KH		 1270 err = snd_timer_new(card, "CS4231", &tid, &timer);
1271 if (err < 0)
1da177e4
LT		 1272 return err;
1273 strcpy(timer->name, "CS4231");
1274 timer->private_data = chip;
1da177e4
LT		 1275 timer->hw = snd_cs4231_timer_table;
1276 chip->timer = timer;
1277
1278 return 0;
1279}
9e9abb4f 1280
1da177e4
LT		 1281/*
1282 * MIXER part
1283 */
1284
be9b7e8c
TI		 1285static int snd_cs4231_info_mux(struct snd_kcontrol *kcontrol,
1286 struct snd_ctl_elem_info *uinfo)
1da177e4 1287{
5fe0b0e3 1288 static const char * const texts[4] = {
1da177e4
LT		 1289 "Line", "CD", "Mic", "Mix"
1290 };
1da177e4 1291
5fe0b0e3 1292 return snd_ctl_enum_info(uinfo, 2, 4, texts);
1da177e4
LT		 1293}
1294
be9b7e8c
TI		 1295static int snd_cs4231_get_mux(struct snd_kcontrol *kcontrol,
1296 struct snd_ctl_elem_value *ucontrol)
1da177e4 1297{
be9b7e8c 1298 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
1da177e4 1299 unsigned long flags;
9e9abb4f 1300
1da177e4
LT		 1301 spin_lock_irqsave(&chip->lock, flags);
1302 ucontrol->value.enumerated.item[0] =
1303 (chip->image[CS4231_LEFT_INPUT] & CS4231_MIXS_ALL) >> 6;
1304 ucontrol->value.enumerated.item[1] =
1305 (chip->image[CS4231_RIGHT_INPUT] & CS4231_MIXS_ALL) >> 6;
1306 spin_unlock_irqrestore(&chip->lock, flags);
1307
1308 return 0;
1309}
1310
be9b7e8c
TI		 1311static int snd_cs4231_put_mux(struct snd_kcontrol *kcontrol,
1312 struct snd_ctl_elem_value *ucontrol)
1da177e4 1313{
be9b7e8c 1314 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1315 unsigned long flags;
1316 unsigned short left, right;
1317 int change;
9e9abb4f 1318
1da177e4
LT		 1319 if (ucontrol->value.enumerated.item[0] > 3 ||
1320 ucontrol->value.enumerated.item[1] > 3)
1321 return -EINVAL;
1322 left = ucontrol->value.enumerated.item[0] << 6;
1323 right = ucontrol->value.enumerated.item[1] << 6;
1324
1325 spin_lock_irqsave(&chip->lock, flags);
1326
1327 left = (chip->image[CS4231_LEFT_INPUT] & ~CS4231_MIXS_ALL) | left;
1328 right = (chip->image[CS4231_RIGHT_INPUT] & ~CS4231_MIXS_ALL) | right;
1329 change = left != chip->image[CS4231_LEFT_INPUT] ||
9e9abb4f 1330 right != chip->image[CS4231_RIGHT_INPUT];
1da177e4
LT		 1331 snd_cs4231_out(chip, CS4231_LEFT_INPUT, left);
1332 snd_cs4231_out(chip, CS4231_RIGHT_INPUT, right);
1333
1334 spin_unlock_irqrestore(&chip->lock, flags);
1335
1336 return change;
1337}
1338
be9b7e8c
TI		 1339static int snd_cs4231_info_single(struct snd_kcontrol *kcontrol,
1340 struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 1341{
1342 int mask = (kcontrol->private_value >> 16) & 0xff;
1343
1344 uinfo->type = (mask == 1) ?
1345 SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
1346 uinfo->count = 1;
1347 uinfo->value.integer.min = 0;
1348 uinfo->value.integer.max = mask;
1349
1350 return 0;
1351}
1352
be9b7e8c
TI		 1353static int snd_cs4231_get_single(struct snd_kcontrol *kcontrol,
1354 struct snd_ctl_elem_value *ucontrol)
1da177e4 1355{
be9b7e8c 1356 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1357 unsigned long flags;
1358 int reg = kcontrol->private_value & 0xff;
1359 int shift = (kcontrol->private_value >> 8) & 0xff;
1360 int mask = (kcontrol->private_value >> 16) & 0xff;
1361 int invert = (kcontrol->private_value >> 24) & 0xff;
9e9abb4f 1362
1da177e4
LT		 1363 spin_lock_irqsave(&chip->lock, flags);
1364
1365 ucontrol->value.integer.value[0] = (chip->image[reg] >> shift) & mask;
1366
1367 spin_unlock_irqrestore(&chip->lock, flags);
1368
1369 if (invert)
1370 ucontrol->value.integer.value[0] =
1371 (mask - ucontrol->value.integer.value[0]);
1372
1373 return 0;
1374}
1375
be9b7e8c
TI		 1376static int snd_cs4231_put_single(struct snd_kcontrol *kcontrol,
1377 struct snd_ctl_elem_value *ucontrol)
1da177e4 1378{
be9b7e8c 1379 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1380 unsigned long flags;
1381 int reg = kcontrol->private_value & 0xff;
1382 int shift = (kcontrol->private_value >> 8) & 0xff;
1383 int mask = (kcontrol->private_value >> 16) & 0xff;
1384 int invert = (kcontrol->private_value >> 24) & 0xff;
1385 int change;
1386 unsigned short val;
9e9abb4f 1387
1da177e4
LT		 1388 val = (ucontrol->value.integer.value[0] & mask);
1389 if (invert)
1390 val = mask - val;
1391 val <<= shift;
1392
1393 spin_lock_irqsave(&chip->lock, flags);
1394
1395 val = (chip->image[reg] & ~(mask << shift)) | val;
1396 change = val != chip->image[reg];
1397 snd_cs4231_out(chip, reg, val);
1398
1399 spin_unlock_irqrestore(&chip->lock, flags);
1400
1401 return change;
1402}
1403
be9b7e8c
TI		 1404static int snd_cs4231_info_double(struct snd_kcontrol *kcontrol,
1405 struct snd_ctl_elem_info *uinfo)
1da177e4
LT		 1406{
1407 int mask = (kcontrol->private_value >> 24) & 0xff;
1408
1409 uinfo->type = mask == 1 ?
1410 SNDRV_CTL_ELEM_TYPE_BOOLEAN : SNDRV_CTL_ELEM_TYPE_INTEGER;
1411 uinfo->count = 2;
1412 uinfo->value.integer.min = 0;
1413 uinfo->value.integer.max = mask;
1414
1415 return 0;
1416}
1417
be9b7e8c
TI		 1418static int snd_cs4231_get_double(struct snd_kcontrol *kcontrol,
1419 struct snd_ctl_elem_value *ucontrol)
1da177e4 1420{
be9b7e8c 1421 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1422 unsigned long flags;
1423 int left_reg = kcontrol->private_value & 0xff;
1424 int right_reg = (kcontrol->private_value >> 8) & 0xff;
1425 int shift_left = (kcontrol->private_value >> 16) & 0x07;
1426 int shift_right = (kcontrol->private_value >> 19) & 0x07;
1427 int mask = (kcontrol->private_value >> 24) & 0xff;
1428 int invert = (kcontrol->private_value >> 22) & 1;
9e9abb4f 1429
1da177e4
LT		 1430 spin_lock_irqsave(&chip->lock, flags);
1431
9e9abb4f
KH		 1432 ucontrol->value.integer.value[0] =
1433 (chip->image[left_reg] >> shift_left) & mask;
1434 ucontrol->value.integer.value[1] =
1435 (chip->image[right_reg] >> shift_right) & mask;
1da177e4
LT		 1436
1437 spin_unlock_irqrestore(&chip->lock, flags);
1438
1439 if (invert) {
1440 ucontrol->value.integer.value[0] =
1441 (mask - ucontrol->value.integer.value[0]);
1442 ucontrol->value.integer.value[1] =
1443 (mask - ucontrol->value.integer.value[1]);
1444 }
1445
1446 return 0;
1447}
1448
be9b7e8c
TI		 1449static int snd_cs4231_put_double(struct snd_kcontrol *kcontrol,
1450 struct snd_ctl_elem_value *ucontrol)
1da177e4 1451{
be9b7e8c 1452 struct snd_cs4231 *chip = snd_kcontrol_chip(kcontrol);
1da177e4
LT		 1453 unsigned long flags;
1454 int left_reg = kcontrol->private_value & 0xff;
1455 int right_reg = (kcontrol->private_value >> 8) & 0xff;
1456 int shift_left = (kcontrol->private_value >> 16) & 0x07;
1457 int shift_right = (kcontrol->private_value >> 19) & 0x07;
1458 int mask = (kcontrol->private_value >> 24) & 0xff;
1459 int invert = (kcontrol->private_value >> 22) & 1;
1460 int change;
1461 unsigned short val1, val2;
9e9abb4f 1462
1da177e4
LT		 1463 val1 = ucontrol->value.integer.value[0] & mask;
1464 val2 = ucontrol->value.integer.value[1] & mask;
1465 if (invert) {
1466 val1 = mask - val1;
1467 val2 = mask - val2;
1468 }
1469 val1 <<= shift_left;
1470 val2 <<= shift_right;
1471
1472 spin_lock_irqsave(&chip->lock, flags);
1473
1474 val1 = (chip->image[left_reg] & ~(mask << shift_left)) | val1;
1475 val2 = (chip->image[right_reg] & ~(mask << shift_right)) | val2;
9e9abb4f
KH		 1476 change = val1 != chip->image[left_reg];
1477 change |= val2 != chip->image[right_reg];
1da177e4
LT		 1478 snd_cs4231_out(chip, left_reg, val1);
1479 snd_cs4231_out(chip, right_reg, val2);
1480
1481 spin_unlock_irqrestore(&chip->lock, flags);
1482
1483 return change;
1484}
1485
1486#define CS4231_SINGLE(xname, xindex, reg, shift, mask, invert) \
9e9abb4f
KH		 1487{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), .index = (xindex), \
1488 .info = snd_cs4231_info_single, \
1489 .get = snd_cs4231_get_single, .put = snd_cs4231_put_single, \
1490 .private_value = (reg) | ((shift) << 8) | ((mask) << 16) | ((invert) << 24) }
1491
1492#define CS4231_DOUBLE(xname, xindex, left_reg, right_reg, shift_left, \
1493 shift_right, mask, invert) \
1494{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), .index = (xindex), \
1495 .info = snd_cs4231_info_double, \
1496 .get = snd_cs4231_get_double, .put = snd_cs4231_put_double, \
1497 .private_value = (left_reg) | ((right_reg) << 8) | ((shift_left) << 16) | \
1498 ((shift_right) << 19) | ((mask) << 24) | ((invert) << 22) }
1da177e4 1499
32e02a7b 1500static struct snd_kcontrol_new snd_cs4231_controls[] = {
9e9abb4f
KH		 1501CS4231_DOUBLE("PCM Playback Switch", 0, CS4231_LEFT_OUTPUT,
1502 CS4231_RIGHT_OUTPUT, 7, 7, 1, 1),
1503CS4231_DOUBLE("PCM Playback Volume", 0, CS4231_LEFT_OUTPUT,
1504 CS4231_RIGHT_OUTPUT, 0, 0, 63, 1),
1505CS4231_DOUBLE("Line Playback Switch", 0, CS4231_LEFT_LINE_IN,
1506 CS4231_RIGHT_LINE_IN, 7, 7, 1, 1),
1507CS4231_DOUBLE("Line Playback Volume", 0, CS4231_LEFT_LINE_IN,
1508 CS4231_RIGHT_LINE_IN, 0, 0, 31, 1),
1509CS4231_DOUBLE("Aux Playback Switch", 0, CS4231_AUX1_LEFT_INPUT,
1510 CS4231_AUX1_RIGHT_INPUT, 7, 7, 1, 1),
1511CS4231_DOUBLE("Aux Playback Volume", 0, CS4231_AUX1_LEFT_INPUT,
1512 CS4231_AUX1_RIGHT_INPUT, 0, 0, 31, 1),
1513CS4231_DOUBLE("Aux Playback Switch", 1, CS4231_AUX2_LEFT_INPUT,
1514 CS4231_AUX2_RIGHT_INPUT, 7, 7, 1, 1),
1515CS4231_DOUBLE("Aux Playback Volume", 1, CS4231_AUX2_LEFT_INPUT,
1516 CS4231_AUX2_RIGHT_INPUT, 0, 0, 31, 1),
1da177e4
LT		 1517CS4231_SINGLE("Mono Playback Switch", 0, CS4231_MONO_CTRL, 7, 1, 1),
1518CS4231_SINGLE("Mono Playback Volume", 0, CS4231_MONO_CTRL, 0, 15, 1),
1519CS4231_SINGLE("Mono Output Playback Switch", 0, CS4231_MONO_CTRL, 6, 1, 1),
1520CS4231_SINGLE("Mono Output Playback Bypass", 0, CS4231_MONO_CTRL, 5, 1, 0),
9e9abb4f
KH		 1521CS4231_DOUBLE("Capture Volume", 0, CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT, 0, 0,
1522 15, 0),
1da177e4
LT		 1523{
1524 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1525 .name = "Capture Source",
1526 .info = snd_cs4231_info_mux,
1527 .get = snd_cs4231_get_mux,
1528 .put = snd_cs4231_put_mux,
1529},
9e9abb4f
KH		 1530CS4231_DOUBLE("Mic Boost", 0, CS4231_LEFT_INPUT, CS4231_RIGHT_INPUT, 5, 5,
1531 1, 0),
1da177e4
LT		 1532CS4231_SINGLE("Loopback Capture Switch", 0, CS4231_LOOPBACK, 0, 1, 0),
1533CS4231_SINGLE("Loopback Capture Volume", 0, CS4231_LOOPBACK, 2, 63, 1),
1534/* SPARC specific uses of XCTL{0,1} general purpose outputs. */
1535CS4231_SINGLE("Line Out Switch", 0, CS4231_PIN_CTRL, 6, 1, 1),
1536CS4231_SINGLE("Headphone Out Switch", 0, CS4231_PIN_CTRL, 7, 1, 1)
1537};
9e9abb4f 1538
32e02a7b 1539static int snd_cs4231_mixer(struct snd_card *card)
1da177e4 1540{
c6c2d57b 1541 struct snd_cs4231 *chip = card->private_data;
1da177e4
LT		 1542 int err, idx;
1543
5e246b85
TI		 1544 if (snd_BUG_ON(!chip || !chip->pcm))
1545 return -EINVAL;
1da177e4 1546
1da177e4
LT		 1547 strcpy(card->mixername, chip->pcm->name);
1548
1549 for (idx = 0; idx < ARRAY_SIZE(snd_cs4231_controls); idx++) {
c6c2d57b
KH		 1550 err = snd_ctl_add(card,
1551 snd_ctl_new1(&snd_cs4231_controls[idx], chip));
1552 if (err < 0)
1da177e4
LT		 1553 return err;
1554 }
1555 return 0;
1556}
1557
1558static int dev;
1559
a2fefc35
TI		 1560static int cs4231_attach_begin(struct platform_device *op,
1561 struct snd_card **rcard)
1da177e4 1562{
be9b7e8c 1563 struct snd_card *card;
c6c2d57b 1564 struct snd_cs4231 *chip;
bd7dd77c 1565 int err;
1da177e4
LT		 1566
1567 *rcard = NULL;
1568
1569 if (dev >= SNDRV_CARDS)
1570 return -ENODEV;
1571
1572 if (!enable[dev]) {
1573 dev++;
1574 return -ENOENT;
1575 }
1576
a2fefc35
TI		 1577 err = snd_card_new(&op->dev, index[dev], id[dev], THIS_MODULE,
1578 sizeof(struct snd_cs4231), &card);
bd7dd77c
TI		 1579 if (err < 0)
1580 return err;
1da177e4
LT		 1581
1582 strcpy(card->driver, "CS4231");
1583 strcpy(card->shortname, "Sun CS4231");
1584
c6c2d57b
KH		 1585 chip = card->private_data;
1586 chip->card = card;
1587
1da177e4
LT		 1588 *rcard = card;
1589 return 0;
1590}
1591
32e02a7b 1592static int cs4231_attach_finish(struct snd_card *card)
1da177e4 1593{
c6c2d57b 1594 struct snd_cs4231 *chip = card->private_data;
1da177e4
LT		 1595 int err;
1596
c6c2d57b
KH		 1597 err = snd_cs4231_pcm(card);
1598 if (err < 0)
1da177e4
LT		 1599 goto out_err;
1600
c6c2d57b
KH		 1601 err = snd_cs4231_mixer(card);
1602 if (err < 0)
1da177e4
LT		 1603 goto out_err;
1604
c6c2d57b
KH		 1605 err = snd_cs4231_timer(card);
1606 if (err < 0)
1da177e4
LT		 1607 goto out_err;
1608
c6c2d57b
KH		 1609 err = snd_card_register(card);
1610 if (err < 0)
1da177e4
LT		 1611 goto out_err;
1612
afc88ad6 1613 dev_set_drvdata(&chip->op->dev, chip);
1da177e4
LT		 1614
1615 dev++;
1616 return 0;
1617
1618out_err:
1619 snd_card_free(card);
1620 return err;
1621}
1622
1623#ifdef SBUS_SUPPORT
b128254f 1624
7d12e780 1625static irqreturn_t snd_cs4231_sbus_interrupt(int irq, void *dev_id)
b128254f
GC		 1626{
1627 unsigned long flags;
1628 unsigned char status;
1629 u32 csr;
be9b7e8c 1630 struct snd_cs4231 *chip = dev_id;
b128254f
GC		 1631
1632 /*This is IRQ is not raised by the cs4231*/
7e52f3da 1633 if (!(__cs4231_readb(chip, CS4231U(chip, STATUS)) & CS4231_GLOBALIRQ))
b128254f
GC		 1634 return IRQ_NONE;
1635
1636 /* ACK the APC interrupt. */
1637 csr = sbus_readl(chip->port + APCCSR);
1638
1639 sbus_writel(csr, chip->port + APCCSR);
1640
9e9abb4f
KH		 1641 if ((csr & APC_PDMA_READY) &&
1642 (csr & APC_PLAY_INT) &&
b128254f
GC		 1643 (csr & APC_XINT_PNVA) &&
1644 !(csr & APC_XINT_EMPT))
1645 snd_cs4231_play_callback(chip);
1646
9e9abb4f
KH		 1647 if ((csr & APC_CDMA_READY) &&
1648 (csr & APC_CAPT_INT) &&
b128254f
GC		 1649 (csr & APC_XINT_CNVA) &&
1650 !(csr & APC_XINT_EMPT))
1651 snd_cs4231_capture_callback(chip);
9e9abb4f 1652
b128254f
GC		 1653 status = snd_cs4231_in(chip, CS4231_IRQ_STATUS);
1654
1655 if (status & CS4231_TIMER_IRQ) {
1656 if (chip->timer)
1657 snd_timer_interrupt(chip->timer, chip->timer->sticks);
9e9abb4f 1658 }
b128254f
GC		 1659
1660 if ((status & CS4231_RECORD_IRQ) && (csr & APC_CDMA_READY))
1661 snd_cs4231_overrange(chip);
1662
1663 /* ACK the CS4231 interrupt. */
1664 spin_lock_irqsave(&chip->lock, flags);
1665 snd_cs4231_outm(chip, CS4231_IRQ_STATUS, ~CS4231_ALL_IRQS | ~status, 0);
1666 spin_unlock_irqrestore(&chip->lock, flags);
1667
d35a1b9e 1668 return IRQ_HANDLED;
b128254f
GC		 1669}
1670
1671/*
1672 * SBUS DMA routines
1673 */
1674
9e9abb4f
KH		 1675static int sbus_dma_request(struct cs4231_dma_control *dma_cont,
1676 dma_addr_t bus_addr, size_t len)
b128254f
GC		 1677{
1678 unsigned long flags;
1679 u32 test, csr;
1680 int err;
be9b7e8c 1681 struct sbus_dma_info *base = &dma_cont->sbus_info;
9e9abb4f 1682
b128254f
GC		 1683 if (len >= (1 << 24))
1684 return -EINVAL;
1685 spin_lock_irqsave(&base->lock, flags);
1686 csr = sbus_readl(base->regs + APCCSR);
1687 err = -EINVAL;
1688 test = APC_CDMA_READY;
9e9abb4f 1689 if (base->dir == APC_PLAY)
b128254f
GC		 1690 test = APC_PDMA_READY;
1691 if (!(csr & test))
1692 goto out;
1693 err = -EBUSY;
b128254f 1694 test = APC_XINT_CNVA;
9e9abb4f 1695 if (base->dir == APC_PLAY)
b128254f
GC		 1696 test = APC_XINT_PNVA;
1697 if (!(csr & test))
1698 goto out;
1699 err = 0;
1700 sbus_writel(bus_addr, base->regs + base->dir + APCNVA);
1701 sbus_writel(len, base->regs + base->dir + APCNC);
1702out:
1703 spin_unlock_irqrestore(&base->lock, flags);
1704 return err;
1705}
1706
be9b7e8c 1707static void sbus_dma_prepare(struct cs4231_dma_control *dma_cont, int d)
b128254f
GC		 1708{
1709 unsigned long flags;
1710 u32 csr, test;
be9b7e8c 1711 struct sbus_dma_info *base = &dma_cont->sbus_info;
b128254f
GC		 1712
1713 spin_lock_irqsave(&base->lock, flags);
1714 csr = sbus_readl(base->regs + APCCSR);
1715 test = APC_GENL_INT | APC_PLAY_INT | APC_XINT_ENA |
1716 APC_XINT_PLAY | APC_XINT_PEMP | APC_XINT_GENL |
1717 APC_XINT_PENA;
9e9abb4f 1718 if (base->dir == APC_RECORD)
b128254f
GC		 1719 test = APC_GENL_INT | APC_CAPT_INT | APC_XINT_ENA |
1720 APC_XINT_CAPT | APC_XINT_CEMP | APC_XINT_GENL;
1721 csr |= test;
1722 sbus_writel(csr, base->regs + APCCSR);
1723 spin_unlock_irqrestore(&base->lock, flags);
1724}
1725
be9b7e8c 1726static void sbus_dma_enable(struct cs4231_dma_control *dma_cont, int on)
b128254f
GC		 1727{
1728 unsigned long flags;
1729 u32 csr, shift;
be9b7e8c 1730 struct sbus_dma_info *base = &dma_cont->sbus_info;
b128254f
GC		 1731
1732 spin_lock_irqsave(&base->lock, flags);
1733 if (!on) {
d35a1b9e
GC		 1734 sbus_writel(0, base->regs + base->dir + APCNC);
1735 sbus_writel(0, base->regs + base->dir + APCNVA);
9e9abb4f 1736 if (base->dir == APC_PLAY) {
3daadf33
GC		 1737 sbus_writel(0, base->regs + base->dir + APCC);
1738 sbus_writel(0, base->regs + base->dir + APCVA);
1739 }
d35a1b9e 1740
3daadf33 1741 udelay(1200);
9e9abb4f 1742 }
b128254f
GC		 1743 csr = sbus_readl(base->regs + APCCSR);
1744 shift = 0;
9e9abb4f 1745 if (base->dir == APC_PLAY)
b128254f
GC		 1746 shift = 1;
1747 if (on)
1748 csr &= ~(APC_CPAUSE << shift);
1749 else
9e9abb4f 1750 csr |= (APC_CPAUSE << shift);
b128254f
GC		 1751 sbus_writel(csr, base->regs + APCCSR);
1752 if (on)
1753 csr |= (APC_CDMA_READY << shift);
1754 else
1755 csr &= ~(APC_CDMA_READY << shift);
1756 sbus_writel(csr, base->regs + APCCSR);
9e9abb4f 1757
b128254f
GC		 1758 spin_unlock_irqrestore(&base->lock, flags);
1759}
1760
be9b7e8c 1761static unsigned int sbus_dma_addr(struct cs4231_dma_control *dma_cont)
b128254f 1762{
be9b7e8c 1763 struct sbus_dma_info *base = &dma_cont->sbus_info;
b128254f 1764
9e9abb4f 1765 return sbus_readl(base->regs + base->dir + APCVA);
b128254f
GC		 1766}
1767
b128254f
GC		 1768/*
1769 * Init and exit routines
1770 */
1771
be9b7e8c 1772static int snd_cs4231_sbus_free(struct snd_cs4231 *chip)
1da177e4 1773{
2dc11581 1774 struct platform_device *op = chip->op;
ae251031 1775
1da177e4
LT		 1776 if (chip->irq[0])
1777 free_irq(chip->irq[0], chip);
1778
1779 if (chip->port)
ae251031 1780 of_iounmap(&op->resource[0], chip->port, chip->regs_size);
1da177e4 1781
1da177e4
LT		 1782 return 0;
1783}
1784
be9b7e8c 1785static int snd_cs4231_sbus_dev_free(struct snd_device *device)
1da177e4 1786{
be9b7e8c 1787 struct snd_cs4231 *cp = device->device_data;
1da177e4
LT		 1788
1789 return snd_cs4231_sbus_free(cp);
1790}
1791
be9b7e8c 1792static struct snd_device_ops snd_cs4231_sbus_dev_ops = {
1da177e4
LT		 1793 .dev_free = snd_cs4231_sbus_dev_free,
1794};
1795
32e02a7b
BP		 1796static int snd_cs4231_sbus_create(struct snd_card *card,
1797 struct platform_device *op,
1798 int dev)
1da177e4 1799{
c6c2d57b 1800 struct snd_cs4231 *chip = card->private_data;
1da177e4
LT		 1801 int err;
1802
1da177e4 1803 spin_lock_init(&chip->lock);
b128254f
GC		 1804 spin_lock_init(&chip->c_dma.sbus_info.lock);
1805 spin_lock_init(&chip->p_dma.sbus_info.lock);
12aa7579
IM		 1806 mutex_init(&chip->mce_mutex);
1807 mutex_init(&chip->open_mutex);
afc88ad6 1808 chip->op = op;
ae251031 1809 chip->regs_size = resource_size(&op->resource[0]);
1da177e4
LT		 1810 memcpy(&chip->image, &snd_cs4231_original_image,
1811 sizeof(snd_cs4231_original_image));
1812
ae251031
DM		 1813 chip->port = of_ioremap(&op->resource[0], 0,
1814 chip->regs_size, "cs4231");
1da177e4 1815 if (!chip->port) {
a131430c 1816 snd_printdd("cs4231-%d: Unable to map chip registers.\n", dev);
1da177e4
LT		 1817 return -EIO;
1818 }
1819
b128254f
GC		 1820 chip->c_dma.sbus_info.regs = chip->port;
1821 chip->p_dma.sbus_info.regs = chip->port;
1822 chip->c_dma.sbus_info.dir = APC_RECORD;
1823 chip->p_dma.sbus_info.dir = APC_PLAY;
1824
1825 chip->p_dma.prepare = sbus_dma_prepare;
1826 chip->p_dma.enable = sbus_dma_enable;
1827 chip->p_dma.request = sbus_dma_request;
1828 chip->p_dma.address = sbus_dma_addr;
b128254f
GC		 1829
1830 chip->c_dma.prepare = sbus_dma_prepare;
1831 chip->c_dma.enable = sbus_dma_enable;
1832 chip->c_dma.request = sbus_dma_request;
1833 chip->c_dma.address = sbus_dma_addr;
5a820fa7 1834
1636f8ac 1835 if (request_irq(op->archdata.irqs[0], snd_cs4231_sbus_interrupt,
65ca68b3 1836 IRQF_SHARED, "cs4231", chip)) {
c6387a48 1837 snd_printdd("cs4231-%d: Unable to grab SBUS IRQ %d\n",
1636f8ac 1838 dev, op->archdata.irqs[0]);
1da177e4
LT		 1839 snd_cs4231_sbus_free(chip);
1840 return -EBUSY;
1841 }
1636f8ac 1842 chip->irq[0] = op->archdata.irqs[0];
1da177e4
LT		 1843
1844 if (snd_cs4231_probe(chip) < 0) {
1845 snd_cs4231_sbus_free(chip);
1846 return -ENODEV;
1847 }
1848 snd_cs4231_init(chip);
1849
1850 if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL,
1851 chip, &snd_cs4231_sbus_dev_ops)) < 0) {
1852 snd_cs4231_sbus_free(chip);
1853 return err;
1854 }
1855
1da177e4
LT		 1856 return 0;
1857}
1858
32e02a7b 1859static int cs4231_sbus_probe(struct platform_device *op)
1da177e4 1860{
ae251031 1861 struct resource *rp = &op->resource[0];
be9b7e8c 1862 struct snd_card *card;
1da177e4
LT		 1863 int err;
1864
a2fefc35 1865 err = cs4231_attach_begin(op, &card);
1da177e4
LT		 1866 if (err)
1867 return err;
1868
5863aa65 1869 sprintf(card->longname, "%s at 0x%02lx:0x%016Lx, irq %d",
1da177e4
LT		 1870 card->shortname,
1871 rp->flags & 0xffL,
aa0a2ddc 1872 (unsigned long long)rp->start,
1636f8ac 1873 op->archdata.irqs[0]);
1da177e4 1874
ae251031 1875 err = snd_cs4231_sbus_create(card, op, dev);
c6c2d57b 1876 if (err < 0) {
1da177e4
LT		 1877 snd_card_free(card);
1878 return err;
1879 }
1880
c6c2d57b 1881 return cs4231_attach_finish(card);
1da177e4
LT		 1882}
1883#endif
1884
1885#ifdef EBUS_SUPPORT
b128254f 1886
9e9abb4f
KH		 1887static void snd_cs4231_ebus_play_callback(struct ebus_dma_info *p, int event,
1888 void *cookie)
b128254f 1889{
be9b7e8c 1890 struct snd_cs4231 *chip = cookie;
9e9abb4f 1891
b128254f
GC		 1892 snd_cs4231_play_callback(chip);
1893}
1894
9e9abb4f
KH		 1895static void snd_cs4231_ebus_capture_callback(struct ebus_dma_info *p,
1896 int event, void *cookie)
b128254f 1897{
be9b7e8c 1898 struct snd_cs4231 *chip = cookie;
b128254f
GC		 1899
1900 snd_cs4231_capture_callback(chip);
1901}
1902
1903/*
1904 * EBUS DMA wrappers
1905 */
1906
9e9abb4f
KH		 1907static int _ebus_dma_request(struct cs4231_dma_control *dma_cont,
1908 dma_addr_t bus_addr, size_t len)
b128254f
GC		 1909{
1910 return ebus_dma_request(&dma_cont->ebus_info, bus_addr, len);
1911}
1912
be9b7e8c 1913static void _ebus_dma_enable(struct cs4231_dma_control *dma_cont, int on)
b128254f
GC		 1914{
1915 ebus_dma_enable(&dma_cont->ebus_info, on);
1916}
1917
be9b7e8c 1918static void _ebus_dma_prepare(struct cs4231_dma_control *dma_cont, int dir)
b128254f
GC		 1919{
1920 ebus_dma_prepare(&dma_cont->ebus_info, dir);
1921}
1922
be9b7e8c 1923static unsigned int _ebus_dma_addr(struct cs4231_dma_control *dma_cont)
b128254f
GC		 1924{
1925 return ebus_dma_addr(&dma_cont->ebus_info);
1926}
1927
b128254f
GC		 1928/*
1929 * Init and exit routines
1930 */
1931
be9b7e8c 1932static int snd_cs4231_ebus_free(struct snd_cs4231 *chip)
1da177e4 1933{
2dc11581 1934 struct platform_device *op = chip->op;
afc88ad6 1935
b128254f
GC		 1936 if (chip->c_dma.ebus_info.regs) {
1937 ebus_dma_unregister(&chip->c_dma.ebus_info);
afc88ad6 1938 of_iounmap(&op->resource[2], chip->c_dma.ebus_info.regs, 0x10);
1da177e4 1939 }
b128254f
GC		 1940 if (chip->p_dma.ebus_info.regs) {
1941 ebus_dma_unregister(&chip->p_dma.ebus_info);
afc88ad6 1942 of_iounmap(&op->resource[1], chip->p_dma.ebus_info.regs, 0x10);
1da177e4
LT		 1943 }
1944
1945 if (chip->port)
afc88ad6 1946 of_iounmap(&op->resource[0], chip->port, 0x10);
1da177e4 1947
1da177e4
LT		 1948 return 0;
1949}
1950
be9b7e8c 1951static int snd_cs4231_ebus_dev_free(struct snd_device *device)
1da177e4 1952{
be9b7e8c 1953 struct snd_cs4231 *cp = device->device_data;
1da177e4
LT		 1954
1955 return snd_cs4231_ebus_free(cp);
1956}
1957
be9b7e8c 1958static struct snd_device_ops snd_cs4231_ebus_dev_ops = {
1da177e4
LT		 1959 .dev_free = snd_cs4231_ebus_dev_free,
1960};
1961
32e02a7b
BP		 1962static int snd_cs4231_ebus_create(struct snd_card *card,
1963 struct platform_device *op,
1964 int dev)
1da177e4 1965{
c6c2d57b 1966 struct snd_cs4231 *chip = card->private_data;
1da177e4
LT		 1967 int err;
1968
1da177e4 1969 spin_lock_init(&chip->lock);
b128254f
GC		 1970 spin_lock_init(&chip->c_dma.ebus_info.lock);
1971 spin_lock_init(&chip->p_dma.ebus_info.lock);
12aa7579
IM		 1972 mutex_init(&chip->mce_mutex);
1973 mutex_init(&chip->open_mutex);
1da177e4 1974 chip->flags |= CS4231_FLAG_EBUS;
afc88ad6 1975 chip->op = op;
1da177e4
LT		 1976 memcpy(&chip->image, &snd_cs4231_original_image,
1977 sizeof(snd_cs4231_original_image));
b128254f
GC		 1978 strcpy(chip->c_dma.ebus_info.name, "cs4231(capture)");
1979 chip->c_dma.ebus_info.flags = EBUS_DMA_FLAG_USE_EBDMA_HANDLER;
1980 chip->c_dma.ebus_info.callback = snd_cs4231_ebus_capture_callback;
1981 chip->c_dma.ebus_info.client_cookie = chip;
1636f8ac 1982 chip->c_dma.ebus_info.irq = op->archdata.irqs[0];
b128254f
GC		 1983 strcpy(chip->p_dma.ebus_info.name, "cs4231(play)");
1984 chip->p_dma.ebus_info.flags = EBUS_DMA_FLAG_USE_EBDMA_HANDLER;
1985 chip->p_dma.ebus_info.callback = snd_cs4231_ebus_play_callback;
1986 chip->p_dma.ebus_info.client_cookie = chip;
1636f8ac 1987 chip->p_dma.ebus_info.irq = op->archdata.irqs[1];
b128254f
GC		 1988
1989 chip->p_dma.prepare = _ebus_dma_prepare;
1990 chip->p_dma.enable = _ebus_dma_enable;
1991 chip->p_dma.request = _ebus_dma_request;
1992 chip->p_dma.address = _ebus_dma_addr;
b128254f
GC		 1993
1994 chip->c_dma.prepare = _ebus_dma_prepare;
1995 chip->c_dma.enable = _ebus_dma_enable;
1996 chip->c_dma.request = _ebus_dma_request;
1997 chip->c_dma.address = _ebus_dma_addr;
1da177e4 1998
afc88ad6
DM		 1999 chip->port = of_ioremap(&op->resource[0], 0, 0x10, "cs4231");
2000 chip->p_dma.ebus_info.regs =
2001 of_ioremap(&op->resource[1], 0, 0x10, "cs4231_pdma");
2002 chip->c_dma.ebus_info.regs =
2003 of_ioremap(&op->resource[2], 0, 0x10, "cs4231_cdma");
9e9abb4f
KH		 2004 if (!chip->port || !chip->p_dma.ebus_info.regs ||
2005 !chip->c_dma.ebus_info.regs) {
1da177e4 2006 snd_cs4231_ebus_free(chip);
a131430c 2007 snd_printdd("cs4231-%d: Unable to map chip registers.\n", dev);
1da177e4
LT		 2008 return -EIO;
2009 }
2010
b128254f 2011 if (ebus_dma_register(&chip->c_dma.ebus_info)) {
1da177e4 2012 snd_cs4231_ebus_free(chip);
9e9abb4f
KH		 2013 snd_printdd("cs4231-%d: Unable to register EBUS capture DMA\n",
2014 dev);
1da177e4
LT		 2015 return -EBUSY;
2016 }
b128254f 2017 if (ebus_dma_irq_enable(&chip->c_dma.ebus_info, 1)) {
1da177e4 2018 snd_cs4231_ebus_free(chip);
9e9abb4f
KH		 2019 snd_printdd("cs4231-%d: Unable to enable EBUS capture IRQ\n",
2020 dev);
1da177e4
LT		 2021 return -EBUSY;
2022 }
2023
b128254f 2024 if (ebus_dma_register(&chip->p_dma.ebus_info)) {
1da177e4 2025 snd_cs4231_ebus_free(chip);
9e9abb4f
KH		 2026 snd_printdd("cs4231-%d: Unable to register EBUS play DMA\n",
2027 dev);
1da177e4
LT		 2028 return -EBUSY;
2029 }
b128254f 2030 if (ebus_dma_irq_enable(&chip->p_dma.ebus_info, 1)) {
1da177e4 2031 snd_cs4231_ebus_free(chip);
a131430c 2032 snd_printdd("cs4231-%d: Unable to enable EBUS play IRQ\n", dev);
1da177e4
LT		 2033 return -EBUSY;
2034 }
2035
2036 if (snd_cs4231_probe(chip) < 0) {
2037 snd_cs4231_ebus_free(chip);
2038 return -ENODEV;
2039 }
2040 snd_cs4231_init(chip);
2041
2042 if ((err = snd_device_new(card, SNDRV_DEV_LOWLEVEL,
2043 chip, &snd_cs4231_ebus_dev_ops)) < 0) {
2044 snd_cs4231_ebus_free(chip);
2045 return err;
2046 }
2047
1da177e4
LT		 2048 return 0;
2049}
2050
32e02a7b 2051static int cs4231_ebus_probe(struct platform_device *op)
1da177e4 2052{
be9b7e8c 2053 struct snd_card *card;
1da177e4
LT		 2054 int err;
2055
a2fefc35 2056 err = cs4231_attach_begin(op, &card);
1da177e4
LT		 2057 if (err)
2058 return err;
2059
3f4528d6 2060 sprintf(card->longname, "%s at 0x%llx, irq %d",
1da177e4 2061 card->shortname,
afc88ad6 2062 op->resource[0].start,
1636f8ac 2063 op->archdata.irqs[0]);
1da177e4 2064
afc88ad6 2065 err = snd_cs4231_ebus_create(card, op, dev);
c6c2d57b 2066 if (err < 0) {
1da177e4
LT		 2067 snd_card_free(card);
2068 return err;
2069 }
2070
c6c2d57b 2071 return cs4231_attach_finish(card);
1da177e4
LT		 2072}
2073#endif
2074
32e02a7b 2075static int cs4231_probe(struct platform_device *op)
afc88ad6
DM		 2076{
2077#ifdef EBUS_SUPPORT
61c7a080 2078 if (!strcmp(op->dev.of_node->parent->name, "ebus"))
f07eb223 2079 return cs4231_ebus_probe(op);
afc88ad6 2080#endif
1da177e4 2081#ifdef SBUS_SUPPORT
61c7a080
GL		 2082 if (!strcmp(op->dev.of_node->parent->name, "sbus") ||
2083 !strcmp(op->dev.of_node->parent->name, "sbi"))
f07eb223 2084 return cs4231_sbus_probe(op);
afc88ad6
DM		 2085#endif
2086 return -ENODEV;
2087}
2088
32e02a7b 2089static int cs4231_remove(struct platform_device *op)
afc88ad6
DM		 2090{
2091 struct snd_cs4231 *chip = dev_get_drvdata(&op->dev);
2092
2093 snd_card_free(chip->card);
2094
2095 return 0;
2096}
2097
fd098316 2098static const struct of_device_id cs4231_match[] = {
ae251031
DM		 2099 {
2100 .name = "SUNW,CS4231",
2101 },
afc88ad6
DM		 2102 {
2103 .name = "audio",
2104 .compatible = "SUNW,CS4231",
2105 },
ae251031
DM		 2106 {},
2107};
2108
2109MODULE_DEVICE_TABLE(of, cs4231_match);
2110
f07eb223 2111static struct platform_driver cs4231_driver = {
4018294b
GL		 2112 .driver = {
2113 .name = "audio",
4018294b
GL		 2114 .of_match_table = cs4231_match,
2115 },
ae251031 2116 .probe = cs4231_probe,
32e02a7b 2117 .remove = cs4231_remove,
ae251031 2118};
ae251031 2119
a09452ee 2120module_platform_driver(cs4231_driver);
Linux 6.x block layer and io_uring tree(s)