revert "ARM: keystone: dts: add psci command definition"
[linux-2.6-block.git] / kernel / irq / irqdomain.c
CommitLineData
54a90588
PM
1#define pr_fmt(fmt) "irq: " fmt
2
cc79ca69
GL
3#include <linux/debugfs.h>
4#include <linux/hardirq.h>
5#include <linux/interrupt.h>
08a543ad 6#include <linux/irq.h>
cc79ca69 7#include <linux/irqdesc.h>
08a543ad
GL
8#include <linux/irqdomain.h>
9#include <linux/module.h>
10#include <linux/mutex.h>
11#include <linux/of.h>
7e713301 12#include <linux/of_address.h>
64be38ab 13#include <linux/of_irq.h>
5ca4db61 14#include <linux/topology.h>
cc79ca69 15#include <linux/seq_file.h>
7e713301 16#include <linux/slab.h>
cc79ca69
GL
17#include <linux/smp.h>
18#include <linux/fs.h>
08a543ad
GL
19
20static LIST_HEAD(irq_domain_list);
21static DEFINE_MUTEX(irq_domain_mutex);
22
cc79ca69 23static DEFINE_MUTEX(revmap_trees_mutex);
68700650 24static struct irq_domain *irq_default_domain;
cc79ca69 25
f8264e34
JL
26static void irq_domain_check_hierarchy(struct irq_domain *domain);
27
b145dcc4
MZ
28struct irqchip_fwid {
29 struct fwnode_handle fwnode;
30 char *name;
31 void *data;
32};
33
34/**
35 * irq_domain_alloc_fwnode - Allocate a fwnode_handle suitable for
36 * identifying an irq domain
37 * @data: optional user-provided data
38 *
39 * Allocate a struct device_node, and return a poiner to the embedded
40 * fwnode_handle (or NULL on failure).
41 */
42struct fwnode_handle *irq_domain_alloc_fwnode(void *data)
43{
44 struct irqchip_fwid *fwid;
45 char *name;
46
47 fwid = kzalloc(sizeof(*fwid), GFP_KERNEL);
48 name = kasprintf(GFP_KERNEL, "irqchip@%p", data);
49
50 if (!fwid || !name) {
51 kfree(fwid);
52 kfree(name);
53 return NULL;
54 }
55
56 fwid->name = name;
57 fwid->data = data;
58 fwid->fwnode.type = FWNODE_IRQCHIP;
59 return &fwid->fwnode;
60}
a4289dc2 61EXPORT_SYMBOL_GPL(irq_domain_alloc_fwnode);
b145dcc4
MZ
62
63/**
64 * irq_domain_free_fwnode - Free a non-OF-backed fwnode_handle
65 *
66 * Free a fwnode_handle allocated with irq_domain_alloc_fwnode.
67 */
68void irq_domain_free_fwnode(struct fwnode_handle *fwnode)
69{
70 struct irqchip_fwid *fwid;
71
75aba7b0 72 if (WARN_ON(!is_fwnode_irqchip(fwnode)))
b145dcc4
MZ
73 return;
74
75 fwid = container_of(fwnode, struct irqchip_fwid, fwnode);
76 kfree(fwid->name);
77 kfree(fwid);
78}
a4289dc2 79EXPORT_SYMBOL_GPL(irq_domain_free_fwnode);
b145dcc4 80
cc79ca69 81/**
fa40f377 82 * __irq_domain_add() - Allocate a new irq_domain data structure
cc79ca69 83 * @of_node: optional device-tree node of the interrupt controller
fa40f377 84 * @size: Size of linear map; 0 for radix mapping only
a257954b 85 * @hwirq_max: Maximum number of interrupts supported by controller
fa40f377
GL
86 * @direct_max: Maximum value of direct maps; Use ~0 for no limit; 0 for no
87 * direct mapping
f8264e34 88 * @ops: domain callbacks
a8db8cf0 89 * @host_data: Controller private data pointer
cc79ca69 90 *
a257954b
JL
91 * Allocates and initialize and irq_domain structure.
92 * Returns pointer to IRQ domain, or NULL on failure.
cc79ca69 93 */
1bf4ddc4 94struct irq_domain *__irq_domain_add(struct fwnode_handle *fwnode, int size,
ddaf144c 95 irq_hw_number_t hwirq_max, int direct_max,
fa40f377
GL
96 const struct irq_domain_ops *ops,
97 void *host_data)
cc79ca69 98{
a8db8cf0 99 struct irq_domain *domain;
1bf4ddc4
MZ
100 struct device_node *of_node;
101
102 of_node = to_of_node(fwnode);
cc79ca69 103
cef5075c
GL
104 domain = kzalloc_node(sizeof(*domain) + (sizeof(unsigned int) * size),
105 GFP_KERNEL, of_node_to_nid(of_node));
a8db8cf0 106 if (WARN_ON(!domain))
cc79ca69
GL
107 return NULL;
108
f110711a 109 of_node_get(of_node);
f110711a 110
cc79ca69 111 /* Fill structure */
1aa0dd94 112 INIT_RADIX_TREE(&domain->revmap_tree, GFP_KERNEL);
68700650 113 domain->ops = ops;
a8db8cf0 114 domain->host_data = host_data;
f110711a 115 domain->fwnode = fwnode;
ddaf144c 116 domain->hwirq_max = hwirq_max;
1aa0dd94 117 domain->revmap_size = size;
fa40f377 118 domain->revmap_direct_max_irq = direct_max;
f8264e34 119 irq_domain_check_hierarchy(domain);
cc79ca69 120
a8db8cf0
GL
121 mutex_lock(&irq_domain_mutex);
122 list_add(&domain->link, &irq_domain_list);
123 mutex_unlock(&irq_domain_mutex);
fa40f377 124
1aa0dd94 125 pr_debug("Added domain %s\n", domain->name);
fa40f377 126 return domain;
a8db8cf0 127}
fa40f377 128EXPORT_SYMBOL_GPL(__irq_domain_add);
a8db8cf0 129
58ee99ad
PM
130/**
131 * irq_domain_remove() - Remove an irq domain.
132 * @domain: domain to remove
133 *
134 * This routine is used to remove an irq domain. The caller must ensure
135 * that all mappings within the domain have been disposed of prior to
136 * use, depending on the revmap type.
137 */
138void irq_domain_remove(struct irq_domain *domain)
139{
140 mutex_lock(&irq_domain_mutex);
141
e9256efc 142 WARN_ON(!radix_tree_empty(&domain->revmap_tree));
58ee99ad
PM
143
144 list_del(&domain->link);
145
146 /*
147 * If the going away domain is the default one, reset it.
148 */
149 if (unlikely(irq_default_domain == domain))
150 irq_set_default_host(NULL);
151
152 mutex_unlock(&irq_domain_mutex);
153
1aa0dd94 154 pr_debug("Removed domain %s\n", domain->name);
58ee99ad 155
5d4c9bc7 156 of_node_put(irq_domain_get_of_node(domain));
fa40f377 157 kfree(domain);
58ee99ad 158}
ecd84eb2 159EXPORT_SYMBOL_GPL(irq_domain_remove);
58ee99ad 160
781d0f46 161/**
fa40f377 162 * irq_domain_add_simple() - Register an irq_domain and optionally map a range of irqs
781d0f46
MB
163 * @of_node: pointer to interrupt controller's device tree node.
164 * @size: total number of irqs in mapping
94a63da0 165 * @first_irq: first number of irq block assigned to the domain,
fa40f377
GL
166 * pass zero to assign irqs on-the-fly. If first_irq is non-zero, then
167 * pre-map all of the irqs in the domain to virqs starting at first_irq.
f8264e34 168 * @ops: domain callbacks
781d0f46
MB
169 * @host_data: Controller private data pointer
170 *
fa40f377
GL
171 * Allocates an irq_domain, and optionally if first_irq is positive then also
172 * allocate irq_descs and map all of the hwirqs to virqs starting at first_irq.
781d0f46
MB
173 *
174 * This is intended to implement the expected behaviour for most
fa40f377
GL
175 * interrupt controllers. If device tree is used, then first_irq will be 0 and
176 * irqs get mapped dynamically on the fly. However, if the controller requires
177 * static virq assignments (non-DT boot) then it will set that up correctly.
781d0f46
MB
178 */
179struct irq_domain *irq_domain_add_simple(struct device_node *of_node,
180 unsigned int size,
181 unsigned int first_irq,
182 const struct irq_domain_ops *ops,
183 void *host_data)
184{
fa40f377
GL
185 struct irq_domain *domain;
186
1bf4ddc4 187 domain = __irq_domain_add(of_node_to_fwnode(of_node), size, size, 0, ops, host_data);
fa40f377
GL
188 if (!domain)
189 return NULL;
2854d167 190
fa40f377 191 if (first_irq > 0) {
2854d167 192 if (IS_ENABLED(CONFIG_SPARSE_IRQ)) {
fa40f377
GL
193 /* attempt to allocated irq_descs */
194 int rc = irq_alloc_descs(first_irq, first_irq, size,
195 of_node_to_nid(of_node));
196 if (rc < 0)
d202b7b9
LW
197 pr_info("Cannot allocate irq_descs @ IRQ%d, assuming pre-allocated\n",
198 first_irq);
fa40f377 199 }
ddaf144c 200 irq_domain_associate_many(domain, first_irq, 0, size);
2854d167
LW
201 }
202
fa40f377 203 return domain;
781d0f46 204}
346dbb79 205EXPORT_SYMBOL_GPL(irq_domain_add_simple);
781d0f46 206
a8db8cf0
GL
207/**
208 * irq_domain_add_legacy() - Allocate and register a legacy revmap irq_domain.
209 * @of_node: pointer to interrupt controller's device tree node.
1bc04f2c
GL
210 * @size: total number of irqs in legacy mapping
211 * @first_irq: first number of irq block assigned to the domain
212 * @first_hwirq: first hwirq number to use for the translation. Should normally
213 * be '0', but a positive integer can be used if the effective
214 * hwirqs numbering does not begin at zero.
a8db8cf0
GL
215 * @ops: map/unmap domain callbacks
216 * @host_data: Controller private data pointer
217 *
218 * Note: the map() callback will be called before this function returns
219 * for all legacy interrupts except 0 (which is always the invalid irq for
220 * a legacy controller).
221 */
222struct irq_domain *irq_domain_add_legacy(struct device_node *of_node,
1bc04f2c
GL
223 unsigned int size,
224 unsigned int first_irq,
225 irq_hw_number_t first_hwirq,
a18dc81b 226 const struct irq_domain_ops *ops,
a8db8cf0
GL
227 void *host_data)
228{
1bc04f2c 229 struct irq_domain *domain;
a8db8cf0 230
1bf4ddc4 231 domain = __irq_domain_add(of_node_to_fwnode(of_node), first_hwirq + size,
ddaf144c 232 first_hwirq + size, 0, ops, host_data);
f8264e34
JL
233 if (domain)
234 irq_domain_associate_many(domain, first_irq, first_hwirq, size);
1bc04f2c 235
a8db8cf0
GL
236 return domain;
237}
ecd84eb2 238EXPORT_SYMBOL_GPL(irq_domain_add_legacy);
a8db8cf0 239
cc79ca69 240/**
651e8b54
MZ
241 * irq_find_matching_fwspec() - Locates a domain for a given fwspec
242 * @fwspec: FW specifier for an interrupt
ad3aedfb 243 * @bus_token: domain-specific data
cc79ca69 244 */
651e8b54 245struct irq_domain *irq_find_matching_fwspec(struct irq_fwspec *fwspec,
130b8c6c 246 enum irq_domain_bus_token bus_token)
cc79ca69
GL
247{
248 struct irq_domain *h, *found = NULL;
651e8b54 249 struct fwnode_handle *fwnode = fwspec->fwnode;
a18dc81b 250 int rc;
cc79ca69
GL
251
252 /* We might want to match the legacy controller last since
253 * it might potentially be set to match all interrupts in
254 * the absence of a device node. This isn't a problem so far
255 * yet though...
ad3aedfb
MZ
256 *
257 * bus_token == DOMAIN_BUS_ANY matches any domain, any other
258 * values must generate an exact match for the domain to be
259 * selected.
cc79ca69
GL
260 */
261 mutex_lock(&irq_domain_mutex);
a18dc81b 262 list_for_each_entry(h, &irq_domain_list, link) {
651e8b54
MZ
263 if (h->ops->select && fwspec->param_count)
264 rc = h->ops->select(h, fwspec, bus_token);
265 else if (h->ops->match)
130b8c6c 266 rc = h->ops->match(h, to_of_node(fwnode), bus_token);
a18dc81b 267 else
130b8c6c 268 rc = ((fwnode != NULL) && (h->fwnode == fwnode) &&
ad3aedfb
MZ
269 ((bus_token == DOMAIN_BUS_ANY) ||
270 (h->bus_token == bus_token)));
a18dc81b
GL
271
272 if (rc) {
cc79ca69
GL
273 found = h;
274 break;
275 }
a18dc81b 276 }
cc79ca69
GL
277 mutex_unlock(&irq_domain_mutex);
278 return found;
279}
651e8b54 280EXPORT_SYMBOL_GPL(irq_find_matching_fwspec);
cc79ca69
GL
281
282/**
283 * irq_set_default_host() - Set a "default" irq domain
68700650 284 * @domain: default domain pointer
cc79ca69
GL
285 *
286 * For convenience, it's possible to set a "default" domain that will be used
287 * whenever NULL is passed to irq_create_mapping(). It makes life easier for
288 * platforms that want to manipulate a few hard coded interrupt numbers that
289 * aren't properly represented in the device-tree.
290 */
68700650 291void irq_set_default_host(struct irq_domain *domain)
cc79ca69 292{
54a90588 293 pr_debug("Default domain set to @0x%p\n", domain);
cc79ca69 294
68700650 295 irq_default_domain = domain;
cc79ca69 296}
ecd84eb2 297EXPORT_SYMBOL_GPL(irq_set_default_host);
cc79ca69 298
43a77591 299void irq_domain_disassociate(struct irq_domain *domain, unsigned int irq)
913af207 300{
ddaf144c
GL
301 struct irq_data *irq_data = irq_get_irq_data(irq);
302 irq_hw_number_t hwirq;
913af207 303
ddaf144c
GL
304 if (WARN(!irq_data || irq_data->domain != domain,
305 "virq%i doesn't exist; cannot disassociate\n", irq))
306 return;
913af207 307
ddaf144c
GL
308 hwirq = irq_data->hwirq;
309 irq_set_status_flags(irq, IRQ_NOREQUEST);
913af207 310
ddaf144c
GL
311 /* remove chip and handler */
312 irq_set_chip_and_handler(irq, NULL, NULL);
913af207 313
ddaf144c
GL
314 /* Make sure it's completed */
315 synchronize_irq(irq);
913af207 316
ddaf144c
GL
317 /* Tell the PIC about it */
318 if (domain->ops->unmap)
319 domain->ops->unmap(domain, irq);
320 smp_mb();
913af207 321
ddaf144c
GL
322 irq_data->domain = NULL;
323 irq_data->hwirq = 0;
913af207 324
ddaf144c
GL
325 /* Clear reverse map for this hwirq */
326 if (hwirq < domain->revmap_size) {
327 domain->linear_revmap[hwirq] = 0;
328 } else {
329 mutex_lock(&revmap_trees_mutex);
330 radix_tree_delete(&domain->revmap_tree, hwirq);
331 mutex_unlock(&revmap_trees_mutex);
913af207
GL
332 }
333}
334
ddaf144c
GL
335int irq_domain_associate(struct irq_domain *domain, unsigned int virq,
336 irq_hw_number_t hwirq)
cc79ca69 337{
ddaf144c
GL
338 struct irq_data *irq_data = irq_get_irq_data(virq);
339 int ret;
cc79ca69 340
ddaf144c
GL
341 if (WARN(hwirq >= domain->hwirq_max,
342 "error: hwirq 0x%x is too large for %s\n", (int)hwirq, domain->name))
343 return -EINVAL;
344 if (WARN(!irq_data, "error: virq%i is not allocated", virq))
345 return -EINVAL;
346 if (WARN(irq_data->domain, "error: virq%i is already associated", virq))
347 return -EINVAL;
cc79ca69 348
ddaf144c
GL
349 mutex_lock(&irq_domain_mutex);
350 irq_data->hwirq = hwirq;
351 irq_data->domain = domain;
352 if (domain->ops->map) {
353 ret = domain->ops->map(domain, virq, hwirq);
354 if (ret != 0) {
355 /*
356 * If map() returns -EPERM, this interrupt is protected
357 * by the firmware or some other service and shall not
358 * be mapped. Don't bother telling the user about it.
359 */
360 if (ret != -EPERM) {
361 pr_info("%s didn't like hwirq-0x%lx to VIRQ%i mapping (rc=%d)\n",
362 domain->name, hwirq, virq, ret);
f5a1ad05 363 }
ddaf144c
GL
364 irq_data->domain = NULL;
365 irq_data->hwirq = 0;
366 mutex_unlock(&irq_domain_mutex);
367 return ret;
98aa468e
GL
368 }
369
ddaf144c
GL
370 /* If not already assigned, give the domain the chip's name */
371 if (!domain->name && irq_data->chip)
372 domain->name = irq_data->chip->name;
373 }
2a71a1a9 374
ddaf144c
GL
375 if (hwirq < domain->revmap_size) {
376 domain->linear_revmap[hwirq] = virq;
377 } else {
378 mutex_lock(&revmap_trees_mutex);
379 radix_tree_insert(&domain->revmap_tree, hwirq, irq_data);
380 mutex_unlock(&revmap_trees_mutex);
98aa468e 381 }
ddaf144c
GL
382 mutex_unlock(&irq_domain_mutex);
383
384 irq_clear_status_flags(virq, IRQ_NOREQUEST);
cc79ca69
GL
385
386 return 0;
387}
ddaf144c 388EXPORT_SYMBOL_GPL(irq_domain_associate);
98aa468e 389
ddaf144c
GL
390void irq_domain_associate_many(struct irq_domain *domain, unsigned int irq_base,
391 irq_hw_number_t hwirq_base, int count)
392{
5d4c9bc7 393 struct device_node *of_node;
ddaf144c
GL
394 int i;
395
5d4c9bc7 396 of_node = irq_domain_get_of_node(domain);
ddaf144c 397 pr_debug("%s(%s, irqbase=%i, hwbase=%i, count=%i)\n", __func__,
5d4c9bc7 398 of_node_full_name(of_node), irq_base, (int)hwirq_base, count);
ddaf144c
GL
399
400 for (i = 0; i < count; i++) {
401 irq_domain_associate(domain, irq_base + i, hwirq_base + i);
402 }
cc79ca69 403}
98aa468e 404EXPORT_SYMBOL_GPL(irq_domain_associate_many);
cc79ca69
GL
405
406/**
407 * irq_create_direct_mapping() - Allocate an irq for direct mapping
68700650 408 * @domain: domain to allocate the irq for or NULL for default domain
cc79ca69
GL
409 *
410 * This routine is used for irq controllers which can choose the hardware
411 * interrupt numbers they generate. In such a case it's simplest to use
1aa0dd94
GL
412 * the linux irq as the hardware interrupt number. It still uses the linear
413 * or radix tree to store the mapping, but the irq controller can optimize
414 * the revmap path by using the hwirq directly.
cc79ca69 415 */
68700650 416unsigned int irq_create_direct_mapping(struct irq_domain *domain)
cc79ca69 417{
5d4c9bc7 418 struct device_node *of_node;
cc79ca69
GL
419 unsigned int virq;
420
68700650
GL
421 if (domain == NULL)
422 domain = irq_default_domain;
cc79ca69 423
5d4c9bc7
MZ
424 of_node = irq_domain_get_of_node(domain);
425 virq = irq_alloc_desc_from(1, of_node_to_nid(of_node));
03848373 426 if (!virq) {
54a90588 427 pr_debug("create_direct virq allocation failed\n");
03848373 428 return 0;
cc79ca69 429 }
1aa0dd94 430 if (virq >= domain->revmap_direct_max_irq) {
cc79ca69 431 pr_err("ERROR: no free irqs available below %i maximum\n",
1aa0dd94 432 domain->revmap_direct_max_irq);
cc79ca69
GL
433 irq_free_desc(virq);
434 return 0;
435 }
54a90588 436 pr_debug("create_direct obtained virq %d\n", virq);
cc79ca69 437
98aa468e 438 if (irq_domain_associate(domain, virq, virq)) {
cc79ca69 439 irq_free_desc(virq);
03848373 440 return 0;
cc79ca69
GL
441 }
442
443 return virq;
444}
ecd84eb2 445EXPORT_SYMBOL_GPL(irq_create_direct_mapping);
cc79ca69
GL
446
447/**
448 * irq_create_mapping() - Map a hardware interrupt into linux irq space
68700650
GL
449 * @domain: domain owning this hardware interrupt or NULL for default domain
450 * @hwirq: hardware irq number in that domain space
cc79ca69
GL
451 *
452 * Only one mapping per hardware interrupt is permitted. Returns a linux
453 * irq number.
454 * If the sense/trigger is to be specified, set_irq_type() should be called
455 * on the number returned from that call.
456 */
68700650 457unsigned int irq_create_mapping(struct irq_domain *domain,
cc79ca69
GL
458 irq_hw_number_t hwirq)
459{
5d4c9bc7 460 struct device_node *of_node;
5b7526e3 461 int virq;
cc79ca69 462
54a90588 463 pr_debug("irq_create_mapping(0x%p, 0x%lx)\n", domain, hwirq);
cc79ca69 464
68700650
GL
465 /* Look for default domain if nececssary */
466 if (domain == NULL)
467 domain = irq_default_domain;
468 if (domain == NULL) {
798f0fd1 469 WARN(1, "%s(, %lx) called with NULL domain\n", __func__, hwirq);
03848373 470 return 0;
cc79ca69 471 }
54a90588 472 pr_debug("-> using domain @%p\n", domain);
cc79ca69 473
5d4c9bc7
MZ
474 of_node = irq_domain_get_of_node(domain);
475
cc79ca69 476 /* Check if mapping already exists */
68700650 477 virq = irq_find_mapping(domain, hwirq);
03848373 478 if (virq) {
54a90588 479 pr_debug("-> existing mapping on virq %d\n", virq);
cc79ca69
GL
480 return virq;
481 }
482
1bc04f2c 483 /* Allocate a virtual interrupt number */
06ee6d57 484 virq = irq_domain_alloc_descs(-1, 1, hwirq, of_node_to_nid(of_node), NULL);
5b7526e3 485 if (virq <= 0) {
54a90588 486 pr_debug("-> virq allocation failed\n");
1bc04f2c 487 return 0;
cc79ca69
GL
488 }
489
98aa468e 490 if (irq_domain_associate(domain, virq, hwirq)) {
73255704 491 irq_free_desc(virq);
03848373 492 return 0;
cc79ca69
GL
493 }
494
54a90588 495 pr_debug("irq %lu on domain %s mapped to virtual irq %u\n",
5d4c9bc7 496 hwirq, of_node_full_name(of_node), virq);
cc79ca69
GL
497
498 return virq;
499}
500EXPORT_SYMBOL_GPL(irq_create_mapping);
501
98aa468e
GL
502/**
503 * irq_create_strict_mappings() - Map a range of hw irqs to fixed linux irqs
504 * @domain: domain owning the interrupt range
505 * @irq_base: beginning of linux IRQ range
506 * @hwirq_base: beginning of hardware IRQ range
507 * @count: Number of interrupts to map
508 *
509 * This routine is used for allocating and mapping a range of hardware
510 * irqs to linux irqs where the linux irq numbers are at pre-defined
511 * locations. For use by controllers that already have static mappings
512 * to insert in to the domain.
513 *
514 * Non-linear users can use irq_create_identity_mapping() for IRQ-at-a-time
515 * domain insertion.
516 *
517 * 0 is returned upon success, while any failure to establish a static
518 * mapping is treated as an error.
519 */
520int irq_create_strict_mappings(struct irq_domain *domain, unsigned int irq_base,
521 irq_hw_number_t hwirq_base, int count)
522{
5d4c9bc7 523 struct device_node *of_node;
98aa468e
GL
524 int ret;
525
5d4c9bc7 526 of_node = irq_domain_get_of_node(domain);
98aa468e 527 ret = irq_alloc_descs(irq_base, irq_base, count,
5d4c9bc7 528 of_node_to_nid(of_node));
98aa468e
GL
529 if (unlikely(ret < 0))
530 return ret;
531
ddaf144c 532 irq_domain_associate_many(domain, irq_base, hwirq_base, count);
98aa468e
GL
533 return 0;
534}
535EXPORT_SYMBOL_GPL(irq_create_strict_mappings);
536
11e4438e
MZ
537static int irq_domain_translate(struct irq_domain *d,
538 struct irq_fwspec *fwspec,
539 irq_hw_number_t *hwirq, unsigned int *type)
540{
541#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
542 if (d->ops->translate)
543 return d->ops->translate(d, fwspec, hwirq, type);
544#endif
545 if (d->ops->xlate)
546 return d->ops->xlate(d, to_of_node(fwspec->fwnode),
547 fwspec->param, fwspec->param_count,
548 hwirq, type);
549
550 /* If domain has no translation, then we assume interrupt line */
551 *hwirq = fwspec->param[0];
552 return 0;
553}
554
555static void of_phandle_args_to_fwspec(struct of_phandle_args *irq_data,
556 struct irq_fwspec *fwspec)
557{
558 int i;
559
560 fwspec->fwnode = irq_data->np ? &irq_data->np->fwnode : NULL;
561 fwspec->param_count = irq_data->args_count;
562
563 for (i = 0; i < irq_data->args_count; i++)
564 fwspec->param[i] = irq_data->args[i];
565}
566
c0131f09 567unsigned int irq_create_fwspec_mapping(struct irq_fwspec *fwspec)
cc79ca69 568{
68700650 569 struct irq_domain *domain;
1e2a7d78 570 struct irq_data *irq_data;
cc79ca69
GL
571 irq_hw_number_t hwirq;
572 unsigned int type = IRQ_TYPE_NONE;
f8264e34 573 int virq;
cc79ca69 574
530cbe10 575 if (fwspec->fwnode) {
651e8b54 576 domain = irq_find_matching_fwspec(fwspec, DOMAIN_BUS_WIRED);
530cbe10 577 if (!domain)
651e8b54 578 domain = irq_find_matching_fwspec(fwspec, DOMAIN_BUS_ANY);
530cbe10 579 } else {
11e4438e 580 domain = irq_default_domain;
530cbe10 581 }
11e4438e 582
68700650 583 if (!domain) {
798f0fd1 584 pr_warn("no irq domain found for %s !\n",
c0131f09 585 of_node_full_name(to_of_node(fwspec->fwnode)));
03848373 586 return 0;
cc79ca69
GL
587 }
588
c0131f09 589 if (irq_domain_translate(domain, fwspec, &hwirq, &type))
11e4438e 590 return 0;
cc79ca69 591
b62b2cf5
JH
592 /*
593 * WARN if the irqchip returns a type with bits
594 * outside the sense mask set and clear these bits.
595 */
596 if (WARN_ON(type & ~IRQ_TYPE_SENSE_MASK))
597 type &= IRQ_TYPE_SENSE_MASK;
598
599 /*
600 * If we've already configured this interrupt,
601 * don't do it again, or hell will break loose.
602 */
603 virq = irq_find_mapping(domain, hwirq);
604 if (virq) {
0cc01aba 605 /*
b62b2cf5
JH
606 * If the trigger type is not specified or matches the
607 * current trigger type then we are done so return the
608 * interrupt number.
0cc01aba 609 */
b62b2cf5 610 if (type == IRQ_TYPE_NONE || type == irq_get_trigger_type(virq))
0cc01aba
YC
611 return virq;
612
b62b2cf5
JH
613 /*
614 * If the trigger type has not been set yet, then set
615 * it now and return the interrupt number.
616 */
617 if (irq_get_trigger_type(virq) == IRQ_TYPE_NONE) {
1e2a7d78
JH
618 irq_data = irq_get_irq_data(virq);
619 if (!irq_data)
620 return 0;
621
622 irqd_set_trigger_type(irq_data, type);
b62b2cf5
JH
623 return virq;
624 }
625
626 pr_warn("type mismatch, failed to map hwirq-%lu for %s!\n",
627 hwirq, of_node_full_name(to_of_node(fwspec->fwnode)));
628 return 0;
629 }
630
631 if (irq_domain_is_hierarchy(domain)) {
c0131f09 632 virq = irq_domain_alloc_irqs(domain, 1, NUMA_NO_NODE, fwspec);
0cc01aba
YC
633 if (virq <= 0)
634 return 0;
635 } else {
636 /* Create mapping */
637 virq = irq_create_mapping(domain, hwirq);
638 if (!virq)
639 return virq;
640 }
cc79ca69 641
1e2a7d78
JH
642 irq_data = irq_get_irq_data(virq);
643 if (!irq_data) {
644 if (irq_domain_is_hierarchy(domain))
645 irq_domain_free_irqs(virq, 1);
646 else
647 irq_dispose_mapping(virq);
648 return 0;
649 }
650
651 /* Store trigger type */
652 irqd_set_trigger_type(irq_data, type);
653
cc79ca69
GL
654 return virq;
655}
c0131f09
MZ
656EXPORT_SYMBOL_GPL(irq_create_fwspec_mapping);
657
658unsigned int irq_create_of_mapping(struct of_phandle_args *irq_data)
659{
660 struct irq_fwspec fwspec;
661
662 of_phandle_args_to_fwspec(irq_data, &fwspec);
663 return irq_create_fwspec_mapping(&fwspec);
664}
cc79ca69
GL
665EXPORT_SYMBOL_GPL(irq_create_of_mapping);
666
667/**
668 * irq_dispose_mapping() - Unmap an interrupt
669 * @virq: linux irq number of the interrupt to unmap
670 */
671void irq_dispose_mapping(unsigned int virq)
672{
673 struct irq_data *irq_data = irq_get_irq_data(virq);
68700650 674 struct irq_domain *domain;
cc79ca69 675
03848373 676 if (!virq || !irq_data)
cc79ca69
GL
677 return;
678
68700650
GL
679 domain = irq_data->domain;
680 if (WARN_ON(domain == NULL))
cc79ca69
GL
681 return;
682
d16dcd3d
JH
683 if (irq_domain_is_hierarchy(domain)) {
684 irq_domain_free_irqs(virq, 1);
685 } else {
686 irq_domain_disassociate(domain, virq);
687 irq_free_desc(virq);
688 }
cc79ca69
GL
689}
690EXPORT_SYMBOL_GPL(irq_dispose_mapping);
691
692/**
693 * irq_find_mapping() - Find a linux irq from an hw irq number.
68700650
GL
694 * @domain: domain owning this hardware interrupt
695 * @hwirq: hardware irq number in that domain space
cc79ca69 696 */
68700650 697unsigned int irq_find_mapping(struct irq_domain *domain,
cc79ca69
GL
698 irq_hw_number_t hwirq)
699{
4c0946c4 700 struct irq_data *data;
cc79ca69 701
68700650
GL
702 /* Look for default domain if nececssary */
703 if (domain == NULL)
704 domain = irq_default_domain;
705 if (domain == NULL)
03848373 706 return 0;
cc79ca69 707
1aa0dd94 708 if (hwirq < domain->revmap_direct_max_irq) {
f8264e34
JL
709 data = irq_domain_get_irq_data(domain, hwirq);
710 if (data && data->hwirq == hwirq)
4c0946c4 711 return hwirq;
4c0946c4
GL
712 }
713
d3dcb436
GL
714 /* Check if the hwirq is in the linear revmap. */
715 if (hwirq < domain->revmap_size)
716 return domain->linear_revmap[hwirq];
cc79ca69 717
d3dcb436
GL
718 rcu_read_lock();
719 data = radix_tree_lookup(&domain->revmap_tree, hwirq);
720 rcu_read_unlock();
721 return data ? data->irq : 0;
cc79ca69 722}
cc79ca69 723EXPORT_SYMBOL_GPL(irq_find_mapping);
cc79ca69 724
092b2fb0 725#ifdef CONFIG_IRQ_DOMAIN_DEBUG
cc79ca69
GL
726static int virq_debug_show(struct seq_file *m, void *private)
727{
728 unsigned long flags;
729 struct irq_desc *desc;
1400ea86
GL
730 struct irq_domain *domain;
731 struct radix_tree_iter iter;
732 void *data, **slot;
cc79ca69
GL
733 int i;
734
1400ea86
GL
735 seq_printf(m, " %-16s %-6s %-10s %-10s %s\n",
736 "name", "mapped", "linear-max", "direct-max", "devtree-node");
737 mutex_lock(&irq_domain_mutex);
738 list_for_each_entry(domain, &irq_domain_list, link) {
5d4c9bc7 739 struct device_node *of_node;
1400ea86 740 int count = 0;
5d4c9bc7 741 of_node = irq_domain_get_of_node(domain);
1400ea86
GL
742 radix_tree_for_each_slot(slot, &domain->revmap_tree, &iter, 0)
743 count++;
744 seq_printf(m, "%c%-16s %6u %10u %10u %s\n",
745 domain == irq_default_domain ? '*' : ' ', domain->name,
746 domain->revmap_size + count, domain->revmap_size,
747 domain->revmap_direct_max_irq,
5d4c9bc7 748 of_node ? of_node_full_name(of_node) : "");
1400ea86
GL
749 }
750 mutex_unlock(&irq_domain_mutex);
751
752 seq_printf(m, "%-5s %-7s %-15s %-*s %6s %-14s %s\n", "irq", "hwirq",
5269a9ab 753 "chip name", (int)(2 * sizeof(void *) + 2), "chip data",
1400ea86 754 "active", "type", "domain");
cc79ca69
GL
755
756 for (i = 1; i < nr_irqs; i++) {
757 desc = irq_to_desc(i);
758 if (!desc)
759 continue;
760
761 raw_spin_lock_irqsave(&desc->lock, flags);
1400ea86 762 domain = desc->irq_data.domain;
cc79ca69 763
1400ea86 764 if (domain) {
cc79ca69 765 struct irq_chip *chip;
1400ea86
GL
766 int hwirq = desc->irq_data.hwirq;
767 bool direct;
cc79ca69
GL
768
769 seq_printf(m, "%5d ", i);
1400ea86 770 seq_printf(m, "0x%05x ", hwirq);
cc79ca69
GL
771
772 chip = irq_desc_get_chip(desc);
0bb4afb4 773 seq_printf(m, "%-15s ", (chip && chip->name) ? chip->name : "none");
cc79ca69
GL
774
775 data = irq_desc_get_chip_data(desc);
15e06bf6 776 seq_printf(m, data ? "0x%p " : " %p ", data);
cc79ca69 777
1400ea86
GL
778 seq_printf(m, " %c ", (desc->action && desc->action->handler) ? '*' : ' ');
779 direct = (i == hwirq) && (i < domain->revmap_direct_max_irq);
780 seq_printf(m, "%6s%-8s ",
781 (hwirq < domain->revmap_size) ? "LINEAR" : "RADIX",
782 direct ? "(DIRECT)" : "");
0bb4afb4 783 seq_printf(m, "%s\n", desc->irq_data.domain->name);
cc79ca69
GL
784 }
785
786 raw_spin_unlock_irqrestore(&desc->lock, flags);
787 }
788
789 return 0;
790}
791
792static int virq_debug_open(struct inode *inode, struct file *file)
793{
794 return single_open(file, virq_debug_show, inode->i_private);
795}
796
797static const struct file_operations virq_debug_fops = {
798 .open = virq_debug_open,
799 .read = seq_read,
800 .llseek = seq_lseek,
801 .release = single_release,
802};
803
804static int __init irq_debugfs_init(void)
805{
092b2fb0 806 if (debugfs_create_file("irq_domain_mapping", S_IRUGO, NULL,
cc79ca69
GL
807 NULL, &virq_debug_fops) == NULL)
808 return -ENOMEM;
809
810 return 0;
811}
812__initcall(irq_debugfs_init);
092b2fb0 813#endif /* CONFIG_IRQ_DOMAIN_DEBUG */
cc79ca69 814
16b2e6e2
GL
815/**
816 * irq_domain_xlate_onecell() - Generic xlate for direct one cell bindings
817 *
818 * Device Tree IRQ specifier translation function which works with one cell
819 * bindings where the cell value maps directly to the hwirq number.
820 */
821int irq_domain_xlate_onecell(struct irq_domain *d, struct device_node *ctrlr,
822 const u32 *intspec, unsigned int intsize,
823 unsigned long *out_hwirq, unsigned int *out_type)
7e713301 824{
16b2e6e2 825 if (WARN_ON(intsize < 1))
7e713301 826 return -EINVAL;
7e713301
GL
827 *out_hwirq = intspec[0];
828 *out_type = IRQ_TYPE_NONE;
7e713301
GL
829 return 0;
830}
16b2e6e2
GL
831EXPORT_SYMBOL_GPL(irq_domain_xlate_onecell);
832
833/**
834 * irq_domain_xlate_twocell() - Generic xlate for direct two cell bindings
835 *
836 * Device Tree IRQ specifier translation function which works with two cell
837 * bindings where the cell values map directly to the hwirq number
838 * and linux irq flags.
839 */
840int irq_domain_xlate_twocell(struct irq_domain *d, struct device_node *ctrlr,
841 const u32 *intspec, unsigned int intsize,
842 irq_hw_number_t *out_hwirq, unsigned int *out_type)
843{
844 if (WARN_ON(intsize < 2))
845 return -EINVAL;
846 *out_hwirq = intspec[0];
847 *out_type = intspec[1] & IRQ_TYPE_SENSE_MASK;
848 return 0;
849}
850EXPORT_SYMBOL_GPL(irq_domain_xlate_twocell);
851
852/**
853 * irq_domain_xlate_onetwocell() - Generic xlate for one or two cell bindings
854 *
855 * Device Tree IRQ specifier translation function which works with either one
856 * or two cell bindings where the cell values map directly to the hwirq number
857 * and linux irq flags.
858 *
859 * Note: don't use this function unless your interrupt controller explicitly
860 * supports both one and two cell bindings. For the majority of controllers
861 * the _onecell() or _twocell() variants above should be used.
862 */
863int irq_domain_xlate_onetwocell(struct irq_domain *d,
864 struct device_node *ctrlr,
865 const u32 *intspec, unsigned int intsize,
866 unsigned long *out_hwirq, unsigned int *out_type)
867{
868 if (WARN_ON(intsize < 1))
869 return -EINVAL;
870 *out_hwirq = intspec[0];
871 *out_type = (intsize > 1) ? intspec[1] : IRQ_TYPE_NONE;
872 return 0;
873}
874EXPORT_SYMBOL_GPL(irq_domain_xlate_onetwocell);
7e713301 875
a18dc81b 876const struct irq_domain_ops irq_domain_simple_ops = {
16b2e6e2 877 .xlate = irq_domain_xlate_onetwocell,
75294957
GL
878};
879EXPORT_SYMBOL_GPL(irq_domain_simple_ops);
f8264e34 880
ac0a0cd2 881int irq_domain_alloc_descs(int virq, unsigned int cnt, irq_hw_number_t hwirq,
06ee6d57 882 int node, const struct cpumask *affinity)
f8264e34
JL
883{
884 unsigned int hint;
885
886 if (virq >= 0) {
06ee6d57
TG
887 virq = __irq_alloc_descs(virq, virq, cnt, node, THIS_MODULE,
888 affinity);
f8264e34
JL
889 } else {
890 hint = hwirq % nr_irqs;
891 if (hint == 0)
892 hint++;
06ee6d57
TG
893 virq = __irq_alloc_descs(-1, hint, cnt, node, THIS_MODULE,
894 affinity);
895 if (virq <= 0 && hint > 1) {
896 virq = __irq_alloc_descs(-1, 1, cnt, node, THIS_MODULE,
897 affinity);
898 }
f8264e34
JL
899 }
900
901 return virq;
902}
903
904#ifdef CONFIG_IRQ_DOMAIN_HIERARCHY
afb7da83 905/**
2a5e9a07 906 * irq_domain_create_hierarchy - Add a irqdomain into the hierarchy
afb7da83
JL
907 * @parent: Parent irq domain to associate with the new domain
908 * @flags: Irq domain flags associated to the domain
909 * @size: Size of the domain. See below
2a5e9a07 910 * @fwnode: Optional fwnode of the interrupt controller
afb7da83
JL
911 * @ops: Pointer to the interrupt domain callbacks
912 * @host_data: Controller private data pointer
913 *
914 * If @size is 0 a tree domain is created, otherwise a linear domain.
915 *
916 * If successful the parent is associated to the new domain and the
917 * domain flags are set.
918 * Returns pointer to IRQ domain, or NULL on failure.
919 */
2a5e9a07 920struct irq_domain *irq_domain_create_hierarchy(struct irq_domain *parent,
afb7da83
JL
921 unsigned int flags,
922 unsigned int size,
2a5e9a07 923 struct fwnode_handle *fwnode,
afb7da83
JL
924 const struct irq_domain_ops *ops,
925 void *host_data)
926{
927 struct irq_domain *domain;
928
929 if (size)
2a5e9a07 930 domain = irq_domain_create_linear(fwnode, size, ops, host_data);
afb7da83 931 else
2a5e9a07 932 domain = irq_domain_create_tree(fwnode, ops, host_data);
afb7da83
JL
933 if (domain) {
934 domain->parent = parent;
935 domain->flags |= flags;
936 }
937
938 return domain;
939}
52b2a05f 940EXPORT_SYMBOL_GPL(irq_domain_create_hierarchy);
afb7da83 941
f8264e34
JL
942static void irq_domain_insert_irq(int virq)
943{
944 struct irq_data *data;
945
946 for (data = irq_get_irq_data(virq); data; data = data->parent_data) {
947 struct irq_domain *domain = data->domain;
948 irq_hw_number_t hwirq = data->hwirq;
949
950 if (hwirq < domain->revmap_size) {
951 domain->linear_revmap[hwirq] = virq;
952 } else {
953 mutex_lock(&revmap_trees_mutex);
954 radix_tree_insert(&domain->revmap_tree, hwirq, data);
955 mutex_unlock(&revmap_trees_mutex);
956 }
957
958 /* If not already assigned, give the domain the chip's name */
959 if (!domain->name && data->chip)
960 domain->name = data->chip->name;
961 }
962
963 irq_clear_status_flags(virq, IRQ_NOREQUEST);
964}
965
966static void irq_domain_remove_irq(int virq)
967{
968 struct irq_data *data;
969
970 irq_set_status_flags(virq, IRQ_NOREQUEST);
971 irq_set_chip_and_handler(virq, NULL, NULL);
972 synchronize_irq(virq);
973 smp_mb();
974
975 for (data = irq_get_irq_data(virq); data; data = data->parent_data) {
976 struct irq_domain *domain = data->domain;
977 irq_hw_number_t hwirq = data->hwirq;
978
979 if (hwirq < domain->revmap_size) {
980 domain->linear_revmap[hwirq] = 0;
981 } else {
982 mutex_lock(&revmap_trees_mutex);
983 radix_tree_delete(&domain->revmap_tree, hwirq);
984 mutex_unlock(&revmap_trees_mutex);
985 }
986 }
987}
988
989static struct irq_data *irq_domain_insert_irq_data(struct irq_domain *domain,
990 struct irq_data *child)
991{
992 struct irq_data *irq_data;
993
6783011b
JL
994 irq_data = kzalloc_node(sizeof(*irq_data), GFP_KERNEL,
995 irq_data_get_node(child));
f8264e34
JL
996 if (irq_data) {
997 child->parent_data = irq_data;
998 irq_data->irq = child->irq;
0d0b4c86 999 irq_data->common = child->common;
f8264e34
JL
1000 irq_data->domain = domain;
1001 }
1002
1003 return irq_data;
1004}
1005
1006static void irq_domain_free_irq_data(unsigned int virq, unsigned int nr_irqs)
1007{
1008 struct irq_data *irq_data, *tmp;
1009 int i;
1010
1011 for (i = 0; i < nr_irqs; i++) {
1012 irq_data = irq_get_irq_data(virq + i);
1013 tmp = irq_data->parent_data;
1014 irq_data->parent_data = NULL;
1015 irq_data->domain = NULL;
1016
1017 while (tmp) {
1018 irq_data = tmp;
1019 tmp = tmp->parent_data;
1020 kfree(irq_data);
1021 }
1022 }
1023}
1024
1025static int irq_domain_alloc_irq_data(struct irq_domain *domain,
1026 unsigned int virq, unsigned int nr_irqs)
1027{
1028 struct irq_data *irq_data;
1029 struct irq_domain *parent;
1030 int i;
1031
1032 /* The outermost irq_data is embedded in struct irq_desc */
1033 for (i = 0; i < nr_irqs; i++) {
1034 irq_data = irq_get_irq_data(virq + i);
1035 irq_data->domain = domain;
1036
1037 for (parent = domain->parent; parent; parent = parent->parent) {
1038 irq_data = irq_domain_insert_irq_data(parent, irq_data);
1039 if (!irq_data) {
1040 irq_domain_free_irq_data(virq, i + 1);
1041 return -ENOMEM;
1042 }
1043 }
1044 }
1045
1046 return 0;
1047}
1048
1049/**
1050 * irq_domain_get_irq_data - Get irq_data associated with @virq and @domain
1051 * @domain: domain to match
1052 * @virq: IRQ number to get irq_data
1053 */
1054struct irq_data *irq_domain_get_irq_data(struct irq_domain *domain,
1055 unsigned int virq)
1056{
1057 struct irq_data *irq_data;
1058
1059 for (irq_data = irq_get_irq_data(virq); irq_data;
1060 irq_data = irq_data->parent_data)
1061 if (irq_data->domain == domain)
1062 return irq_data;
1063
1064 return NULL;
1065}
a4289dc2 1066EXPORT_SYMBOL_GPL(irq_domain_get_irq_data);
f8264e34
JL
1067
1068/**
1069 * irq_domain_set_hwirq_and_chip - Set hwirq and irqchip of @virq at @domain
1070 * @domain: Interrupt domain to match
1071 * @virq: IRQ number
1072 * @hwirq: The hwirq number
1073 * @chip: The associated interrupt chip
1074 * @chip_data: The associated chip data
1075 */
1076int irq_domain_set_hwirq_and_chip(struct irq_domain *domain, unsigned int virq,
1077 irq_hw_number_t hwirq, struct irq_chip *chip,
1078 void *chip_data)
1079{
1080 struct irq_data *irq_data = irq_domain_get_irq_data(domain, virq);
1081
1082 if (!irq_data)
1083 return -ENOENT;
1084
1085 irq_data->hwirq = hwirq;
1086 irq_data->chip = chip ? chip : &no_irq_chip;
1087 irq_data->chip_data = chip_data;
1088
1089 return 0;
1090}
52b2a05f 1091EXPORT_SYMBOL_GPL(irq_domain_set_hwirq_and_chip);
f8264e34 1092
1b537708
JL
1093/**
1094 * irq_domain_set_info - Set the complete data for a @virq in @domain
1095 * @domain: Interrupt domain to match
1096 * @virq: IRQ number
1097 * @hwirq: The hardware interrupt number
1098 * @chip: The associated interrupt chip
1099 * @chip_data: The associated interrupt chip data
1100 * @handler: The interrupt flow handler
1101 * @handler_data: The interrupt flow handler data
1102 * @handler_name: The interrupt handler name
1103 */
1104void irq_domain_set_info(struct irq_domain *domain, unsigned int virq,
1105 irq_hw_number_t hwirq, struct irq_chip *chip,
1106 void *chip_data, irq_flow_handler_t handler,
1107 void *handler_data, const char *handler_name)
1108{
1109 irq_domain_set_hwirq_and_chip(domain, virq, hwirq, chip, chip_data);
1110 __irq_set_handler(virq, handler, 0, handler_name);
1111 irq_set_handler_data(virq, handler_data);
1112}
64bce3e8 1113EXPORT_SYMBOL(irq_domain_set_info);
1b537708 1114
f8264e34
JL
1115/**
1116 * irq_domain_reset_irq_data - Clear hwirq, chip and chip_data in @irq_data
1117 * @irq_data: The pointer to irq_data
1118 */
1119void irq_domain_reset_irq_data(struct irq_data *irq_data)
1120{
1121 irq_data->hwirq = 0;
1122 irq_data->chip = &no_irq_chip;
1123 irq_data->chip_data = NULL;
1124}
52b2a05f 1125EXPORT_SYMBOL_GPL(irq_domain_reset_irq_data);
f8264e34
JL
1126
1127/**
1128 * irq_domain_free_irqs_common - Clear irq_data and free the parent
1129 * @domain: Interrupt domain to match
1130 * @virq: IRQ number to start with
1131 * @nr_irqs: The number of irqs to free
1132 */
1133void irq_domain_free_irqs_common(struct irq_domain *domain, unsigned int virq,
1134 unsigned int nr_irqs)
1135{
1136 struct irq_data *irq_data;
1137 int i;
1138
1139 for (i = 0; i < nr_irqs; i++) {
1140 irq_data = irq_domain_get_irq_data(domain, virq + i);
1141 if (irq_data)
1142 irq_domain_reset_irq_data(irq_data);
1143 }
1144 irq_domain_free_irqs_parent(domain, virq, nr_irqs);
1145}
63cc787e 1146EXPORT_SYMBOL_GPL(irq_domain_free_irqs_common);
f8264e34
JL
1147
1148/**
1149 * irq_domain_free_irqs_top - Clear handler and handler data, clear irqdata and free parent
1150 * @domain: Interrupt domain to match
1151 * @virq: IRQ number to start with
1152 * @nr_irqs: The number of irqs to free
1153 */
1154void irq_domain_free_irqs_top(struct irq_domain *domain, unsigned int virq,
1155 unsigned int nr_irqs)
1156{
1157 int i;
1158
1159 for (i = 0; i < nr_irqs; i++) {
1160 irq_set_handler_data(virq + i, NULL);
1161 irq_set_handler(virq + i, NULL);
1162 }
1163 irq_domain_free_irqs_common(domain, virq, nr_irqs);
1164}
1165
36d72731
JL
1166static bool irq_domain_is_auto_recursive(struct irq_domain *domain)
1167{
1168 return domain->flags & IRQ_DOMAIN_FLAG_AUTO_RECURSIVE;
1169}
1170
1171static void irq_domain_free_irqs_recursive(struct irq_domain *domain,
1172 unsigned int irq_base,
1173 unsigned int nr_irqs)
1174{
1175 domain->ops->free(domain, irq_base, nr_irqs);
1176 if (irq_domain_is_auto_recursive(domain)) {
1177 BUG_ON(!domain->parent);
1178 irq_domain_free_irqs_recursive(domain->parent, irq_base,
1179 nr_irqs);
1180 }
1181}
1182
c466595c
MZ
1183int irq_domain_alloc_irqs_recursive(struct irq_domain *domain,
1184 unsigned int irq_base,
1185 unsigned int nr_irqs, void *arg)
36d72731
JL
1186{
1187 int ret = 0;
1188 struct irq_domain *parent = domain->parent;
1189 bool recursive = irq_domain_is_auto_recursive(domain);
1190
1191 BUG_ON(recursive && !parent);
1192 if (recursive)
1193 ret = irq_domain_alloc_irqs_recursive(parent, irq_base,
1194 nr_irqs, arg);
a1b7b1a5
AP
1195 if (ret < 0)
1196 return ret;
1197
1198 ret = domain->ops->alloc(domain, irq_base, nr_irqs, arg);
36d72731
JL
1199 if (ret < 0 && recursive)
1200 irq_domain_free_irqs_recursive(parent, irq_base, nr_irqs);
1201
1202 return ret;
1203}
1204
f8264e34
JL
1205/**
1206 * __irq_domain_alloc_irqs - Allocate IRQs from domain
1207 * @domain: domain to allocate from
1208 * @irq_base: allocate specified IRQ nubmer if irq_base >= 0
1209 * @nr_irqs: number of IRQs to allocate
1210 * @node: NUMA node id for memory allocation
1211 * @arg: domain specific argument
1212 * @realloc: IRQ descriptors have already been allocated if true
06ee6d57 1213 * @affinity: Optional irq affinity mask for multiqueue devices
f8264e34
JL
1214 *
1215 * Allocate IRQ numbers and initialized all data structures to support
1216 * hierarchy IRQ domains.
1217 * Parameter @realloc is mainly to support legacy IRQs.
1218 * Returns error code or allocated IRQ number
1219 *
1220 * The whole process to setup an IRQ has been split into two steps.
1221 * The first step, __irq_domain_alloc_irqs(), is to allocate IRQ
1222 * descriptor and required hardware resources. The second step,
1223 * irq_domain_activate_irq(), is to program hardwares with preallocated
1224 * resources. In this way, it's easier to rollback when failing to
1225 * allocate resources.
1226 */
1227int __irq_domain_alloc_irqs(struct irq_domain *domain, int irq_base,
1228 unsigned int nr_irqs, int node, void *arg,
06ee6d57 1229 bool realloc, const struct cpumask *affinity)
f8264e34
JL
1230{
1231 int i, ret, virq;
1232
1233 if (domain == NULL) {
1234 domain = irq_default_domain;
1235 if (WARN(!domain, "domain is NULL; cannot allocate IRQ\n"))
1236 return -EINVAL;
1237 }
1238
1239 if (!domain->ops->alloc) {
1240 pr_debug("domain->ops->alloc() is NULL\n");
1241 return -ENOSYS;
1242 }
1243
1244 if (realloc && irq_base >= 0) {
1245 virq = irq_base;
1246 } else {
06ee6d57
TG
1247 virq = irq_domain_alloc_descs(irq_base, nr_irqs, 0, node,
1248 affinity);
f8264e34
JL
1249 if (virq < 0) {
1250 pr_debug("cannot allocate IRQ(base %d, count %d)\n",
1251 irq_base, nr_irqs);
1252 return virq;
1253 }
1254 }
1255
1256 if (irq_domain_alloc_irq_data(domain, virq, nr_irqs)) {
1257 pr_debug("cannot allocate memory for IRQ%d\n", virq);
1258 ret = -ENOMEM;
1259 goto out_free_desc;
1260 }
1261
1262 mutex_lock(&irq_domain_mutex);
36d72731 1263 ret = irq_domain_alloc_irqs_recursive(domain, virq, nr_irqs, arg);
f8264e34
JL
1264 if (ret < 0) {
1265 mutex_unlock(&irq_domain_mutex);
1266 goto out_free_irq_data;
1267 }
1268 for (i = 0; i < nr_irqs; i++)
1269 irq_domain_insert_irq(virq + i);
1270 mutex_unlock(&irq_domain_mutex);
1271
1272 return virq;
1273
1274out_free_irq_data:
1275 irq_domain_free_irq_data(virq, nr_irqs);
1276out_free_desc:
1277 irq_free_descs(virq, nr_irqs);
1278 return ret;
1279}
1280
1281/**
1282 * irq_domain_free_irqs - Free IRQ number and associated data structures
1283 * @virq: base IRQ number
1284 * @nr_irqs: number of IRQs to free
1285 */
1286void irq_domain_free_irqs(unsigned int virq, unsigned int nr_irqs)
1287{
1288 struct irq_data *data = irq_get_irq_data(virq);
1289 int i;
1290
1291 if (WARN(!data || !data->domain || !data->domain->ops->free,
1292 "NULL pointer, cannot free irq\n"))
1293 return;
1294
1295 mutex_lock(&irq_domain_mutex);
1296 for (i = 0; i < nr_irqs; i++)
1297 irq_domain_remove_irq(virq + i);
36d72731 1298 irq_domain_free_irqs_recursive(data->domain, virq, nr_irqs);
f8264e34
JL
1299 mutex_unlock(&irq_domain_mutex);
1300
1301 irq_domain_free_irq_data(virq, nr_irqs);
1302 irq_free_descs(virq, nr_irqs);
1303}
1304
36d72731
JL
1305/**
1306 * irq_domain_alloc_irqs_parent - Allocate interrupts from parent domain
1307 * @irq_base: Base IRQ number
1308 * @nr_irqs: Number of IRQs to allocate
1309 * @arg: Allocation data (arch/domain specific)
1310 *
1311 * Check whether the domain has been setup recursive. If not allocate
1312 * through the parent domain.
1313 */
1314int irq_domain_alloc_irqs_parent(struct irq_domain *domain,
1315 unsigned int irq_base, unsigned int nr_irqs,
1316 void *arg)
1317{
1318 /* irq_domain_alloc_irqs_recursive() has called parent's alloc() */
1319 if (irq_domain_is_auto_recursive(domain))
1320 return 0;
1321
1322 domain = domain->parent;
1323 if (domain)
1324 return irq_domain_alloc_irqs_recursive(domain, irq_base,
1325 nr_irqs, arg);
1326 return -ENOSYS;
1327}
52b2a05f 1328EXPORT_SYMBOL_GPL(irq_domain_alloc_irqs_parent);
36d72731
JL
1329
1330/**
1331 * irq_domain_free_irqs_parent - Free interrupts from parent domain
1332 * @irq_base: Base IRQ number
1333 * @nr_irqs: Number of IRQs to free
1334 *
1335 * Check whether the domain has been setup recursive. If not free
1336 * through the parent domain.
1337 */
1338void irq_domain_free_irqs_parent(struct irq_domain *domain,
1339 unsigned int irq_base, unsigned int nr_irqs)
1340{
1341 /* irq_domain_free_irqs_recursive() will call parent's free */
1342 if (!irq_domain_is_auto_recursive(domain) && domain->parent)
1343 irq_domain_free_irqs_recursive(domain->parent, irq_base,
1344 nr_irqs);
1345}
52b2a05f 1346EXPORT_SYMBOL_GPL(irq_domain_free_irqs_parent);
36d72731 1347
f8264e34
JL
1348/**
1349 * irq_domain_activate_irq - Call domain_ops->activate recursively to activate
1350 * interrupt
1351 * @irq_data: outermost irq_data associated with interrupt
1352 *
1353 * This is the second step to call domain_ops->activate to program interrupt
1354 * controllers, so the interrupt could actually get delivered.
1355 */
1356void irq_domain_activate_irq(struct irq_data *irq_data)
1357{
1358 if (irq_data && irq_data->domain) {
1359 struct irq_domain *domain = irq_data->domain;
1360
1361 if (irq_data->parent_data)
1362 irq_domain_activate_irq(irq_data->parent_data);
1363 if (domain->ops->activate)
1364 domain->ops->activate(domain, irq_data);
1365 }
1366}
1367
1368/**
1369 * irq_domain_deactivate_irq - Call domain_ops->deactivate recursively to
1370 * deactivate interrupt
1371 * @irq_data: outermost irq_data associated with interrupt
1372 *
1373 * It calls domain_ops->deactivate to program interrupt controllers to disable
1374 * interrupt delivery.
1375 */
1376void irq_domain_deactivate_irq(struct irq_data *irq_data)
1377{
1378 if (irq_data && irq_data->domain) {
1379 struct irq_domain *domain = irq_data->domain;
1380
1381 if (domain->ops->deactivate)
1382 domain->ops->deactivate(domain, irq_data);
1383 if (irq_data->parent_data)
1384 irq_domain_deactivate_irq(irq_data->parent_data);
1385 }
1386}
1387
1388static void irq_domain_check_hierarchy(struct irq_domain *domain)
1389{
1390 /* Hierarchy irq_domains must implement callback alloc() */
1391 if (domain->ops->alloc)
1392 domain->flags |= IRQ_DOMAIN_FLAG_HIERARCHY;
1393}
1394#else /* CONFIG_IRQ_DOMAIN_HIERARCHY */
1395/**
1396 * irq_domain_get_irq_data - Get irq_data associated with @virq and @domain
1397 * @domain: domain to match
1398 * @virq: IRQ number to get irq_data
1399 */
1400struct irq_data *irq_domain_get_irq_data(struct irq_domain *domain,
1401 unsigned int virq)
1402{
1403 struct irq_data *irq_data = irq_get_irq_data(virq);
1404
1405 return (irq_data && irq_data->domain == domain) ? irq_data : NULL;
1406}
a4289dc2 1407EXPORT_SYMBOL_GPL(irq_domain_get_irq_data);
f8264e34 1408
5f22f5c6
SA
1409/**
1410 * irq_domain_set_info - Set the complete data for a @virq in @domain
1411 * @domain: Interrupt domain to match
1412 * @virq: IRQ number
1413 * @hwirq: The hardware interrupt number
1414 * @chip: The associated interrupt chip
1415 * @chip_data: The associated interrupt chip data
1416 * @handler: The interrupt flow handler
1417 * @handler_data: The interrupt flow handler data
1418 * @handler_name: The interrupt handler name
1419 */
1420void irq_domain_set_info(struct irq_domain *domain, unsigned int virq,
1421 irq_hw_number_t hwirq, struct irq_chip *chip,
1422 void *chip_data, irq_flow_handler_t handler,
1423 void *handler_data, const char *handler_name)
1424{
1425 irq_set_chip_and_handler_name(virq, chip, handler, handler_name);
1426 irq_set_chip_data(virq, chip_data);
1427 irq_set_handler_data(virq, handler_data);
1428}
1429
f8264e34
JL
1430static void irq_domain_check_hierarchy(struct irq_domain *domain)
1431{
1432}
1433#endif /* CONFIG_IRQ_DOMAIN_HIERARCHY */