ASoC: Tegra I2S: Remove dependency on pdev->id
[linux-2.6-block.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
be3ea3b9 22#include <linux/regmap.h>
808db4a4
RP
23#include <sound/core.h>
24#include <sound/pcm.h>
25#include <sound/control.h>
26#include <sound/ac97_codec.h>
27
808db4a4
RP
28/*
29 * Convenience kcontrol builders
30 */
460acbec 31#define SOC_DOUBLE_VALUE(xreg, shift_left, shift_right, xmax, xinvert) \
4eaa9819 32 ((unsigned long)&(struct soc_mixer_control) \
30d86ba4
PU
33 {.reg = xreg, .rreg = xreg, .shift = shift_left, \
34 .rshift = shift_right, .max = xmax, .platform_max = xmax, \
35 .invert = xinvert})
460acbec
PU
36#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
37 SOC_DOUBLE_VALUE(xreg, xshift, xshift, xmax, xinvert)
4eaa9819
JS
38#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
39 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 40 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
cdffa775
PU
41#define SOC_DOUBLE_R_VALUE(xlreg, xrreg, xshift, xmax, xinvert) \
42 ((unsigned long)&(struct soc_mixer_control) \
43 {.reg = xlreg, .rreg = xrreg, .shift = xshift, .rshift = xshift, \
44 .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 45#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
46{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
47 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
48 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
49 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
50#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
51{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
52 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
53 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
54 .tlv.p = (tlv_array), \
55 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
56 .put = snd_soc_put_volsw, \
57 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
460acbec 58#define SOC_DOUBLE(xname, reg, shift_left, shift_right, max, invert) \
808db4a4
RP
59{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
60 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
61 .put = snd_soc_put_volsw, \
460acbec
PU
62 .private_value = SOC_DOUBLE_VALUE(reg, shift_left, shift_right, \
63 max, invert) }
4eaa9819 64#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4 65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
e8f5a103 66 .info = snd_soc_info_volsw, \
974815ba 67 .get = snd_soc_get_volsw, .put = snd_soc_put_volsw, \
cdffa775
PU
68 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
69 xmax, xinvert) }
460acbec 70#define SOC_DOUBLE_TLV(xname, reg, shift_left, shift_right, max, invert, tlv_array) \
a7a4ac86
PZ
71{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
72 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
73 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
74 .tlv.p = (tlv_array), \
75 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
76 .put = snd_soc_put_volsw, \
460acbec
PU
77 .private_value = SOC_DOUBLE_VALUE(reg, shift_left, shift_right, \
78 max, invert) }
4eaa9819 79#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
80{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
81 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
82 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
83 .tlv.p = (tlv_array), \
e8f5a103 84 .info = snd_soc_info_volsw, \
974815ba 85 .get = snd_soc_get_volsw, .put = snd_soc_put_volsw, \
cdffa775
PU
86 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
87 xmax, xinvert) }
4eaa9819 88#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
89{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
90 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
91 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
92 .tlv.p = (tlv_array), \
93 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
94 .put = snd_soc_put_volsw_s8, \
4eaa9819 95 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
96 {.reg = xreg, .min = xmin, .max = xmax, \
97 .platform_max = xmax} }
f8ba0b7b 98#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 99{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
100 .max = xmax, .texts = xtexts }
101#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
102 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
103#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
104{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
105#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
106{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
107 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
108#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
109 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
110#define SOC_ENUM(xname, xenum) \
111{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
112 .info = snd_soc_info_enum_double, \
113 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
114 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
115#define SOC_VALUE_ENUM(xname, xenum) \
116{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 117 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
118 .get = snd_soc_get_value_enum_double, \
119 .put = snd_soc_put_value_enum_double, \
120 .private_value = (unsigned long)&xenum }
f8ba0b7b 121#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
122 xhandler_get, xhandler_put) \
123{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 124 .info = snd_soc_info_volsw, \
808db4a4 125 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 126 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
460acbec 127#define SOC_DOUBLE_EXT(xname, reg, shift_left, shift_right, max, invert,\
7629ad24
DM
128 xhandler_get, xhandler_put) \
129{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
130 .info = snd_soc_info_volsw, \
131 .get = xhandler_get, .put = xhandler_put, \
460acbec
PU
132 .private_value = \
133 SOC_DOUBLE_VALUE(reg, shift_left, shift_right, max, invert) }
f8ba0b7b 134#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
135 xhandler_get, xhandler_put, tlv_array) \
136{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
137 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
138 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
139 .tlv.p = (tlv_array), \
140 .info = snd_soc_info_volsw, \
141 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 142 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
143#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
144 xhandler_get, xhandler_put, tlv_array) \
145{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
146 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
147 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
148 .tlv.p = (tlv_array), \
149 .info = snd_soc_info_volsw, \
150 .get = xhandler_get, .put = xhandler_put, \
460acbec
PU
151 .private_value = SOC_DOUBLE_VALUE(xreg, shift_left, shift_right, \
152 xmax, xinvert) }
3ce91d5a
JS
153#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
154 xhandler_get, xhandler_put, tlv_array) \
155{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
156 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
157 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
158 .tlv.p = (tlv_array), \
e8f5a103 159 .info = snd_soc_info_volsw, \
3ce91d5a 160 .get = xhandler_get, .put = xhandler_put, \
cdffa775
PU
161 .private_value = SOC_DOUBLE_R_VALUE(reg_left, reg_right, xshift, \
162 xmax, xinvert) }
808db4a4
RP
163#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
164{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
165 .info = snd_soc_info_bool_ext, \
166 .get = xhandler_get, .put = xhandler_put, \
167 .private_value = xdata }
168#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
169{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
170 .info = snd_soc_info_enum_ext, \
171 .get = xhandler_get, .put = xhandler_put, \
172 .private_value = (unsigned long)&xenum }
173
b6f4bb38 174#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
175 xmin, xmax, tlv_array) \
176{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
177 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
178 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
179 .tlv.p = (tlv_array), \
180 .info = snd_soc_info_volsw_2r_sx, \
181 .get = snd_soc_get_volsw_2r_sx, \
182 .put = snd_soc_put_volsw_2r_sx, \
183 .private_value = (unsigned long)&(struct soc_mixer_control) \
184 {.reg = xreg_left, \
185 .rreg = xreg_right, .shift = xshift, \
186 .min = xmin, .max = xmax} }
187
188
6c2fb6a8
GL
189/*
190 * Simplified versions of above macros, declaring a struct and calculating
191 * ARRAY_SIZE internally
192 */
193#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
194 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
195 ARRAY_SIZE(xtexts), xtexts)
196#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
197 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
198#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
199 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
200#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
201 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
202 ARRAY_SIZE(xtexts), xtexts, xvalues)
203#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
204 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
205
0168bf0d
LG
206/*
207 * Component probe and remove ordering levels for components with runtime
208 * dependencies.
209 */
210#define SND_SOC_COMP_ORDER_FIRST -2
211#define SND_SOC_COMP_ORDER_EARLY -1
212#define SND_SOC_COMP_ORDER_NORMAL 0
213#define SND_SOC_COMP_ORDER_LATE 1
214#define SND_SOC_COMP_ORDER_LAST 2
215
0be9898a
MB
216/*
217 * Bias levels
218 *
219 * @ON: Bias is fully on for audio playback and capture operations.
220 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
221 * stream start and stop operations.
222 * @STANDBY: Low power standby state when no playback/capture operations are
223 * in progress. NOTE: The transition time between STANDBY and ON
224 * should be as fast as possible and no longer than 10ms.
225 * @OFF: Power Off. No restrictions on transition times.
226 */
227enum snd_soc_bias_level {
56fba41f
MB
228 SND_SOC_BIAS_OFF = 0,
229 SND_SOC_BIAS_STANDBY = 1,
230 SND_SOC_BIAS_PREPARE = 2,
231 SND_SOC_BIAS_ON = 3,
0be9898a
MB
232};
233
8a2cd618
MB
234struct snd_jack;
235struct snd_soc_card;
808db4a4
RP
236struct snd_soc_pcm_stream;
237struct snd_soc_ops;
808db4a4 238struct snd_soc_pcm_runtime;
3c4b266f 239struct snd_soc_dai;
f0fba2ad 240struct snd_soc_dai_driver;
12a48a8c 241struct snd_soc_platform;
d273ebe7 242struct snd_soc_dai_link;
f0fba2ad 243struct snd_soc_platform_driver;
808db4a4 244struct snd_soc_codec;
f0fba2ad 245struct snd_soc_codec_driver;
808db4a4 246struct soc_enum;
8a2cd618 247struct snd_soc_jack;
fa9879ed 248struct snd_soc_jack_zone;
8a2cd618 249struct snd_soc_jack_pin;
7a30a3db 250struct snd_soc_cache_ops;
ce6120cc 251#include <sound/soc-dapm.h>
f0fba2ad 252
ec67624d
LCM
253#ifdef CONFIG_GPIOLIB
254struct snd_soc_jack_gpio;
255#endif
808db4a4
RP
256
257typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
258
259extern struct snd_ac97_bus_ops soc_ac97_ops;
260
7084a42b 261enum snd_soc_control_type {
e9c03905 262 SND_SOC_I2C = 1,
7084a42b 263 SND_SOC_SPI,
0671da18 264 SND_SOC_REGMAP,
7084a42b
MB
265};
266
7a30a3db 267enum snd_soc_compress_type {
119bd789 268 SND_SOC_FLAT_COMPRESSION = 1,
a7f387d5 269 SND_SOC_RBTREE_COMPRESSION
7a30a3db
DP
270};
271
b8c0dab9
LG
272enum snd_soc_pcm_subclass {
273 SND_SOC_PCM_CLASS_PCM = 0,
274 SND_SOC_PCM_CLASS_BE = 1,
275};
276
ec4ee52a 277int snd_soc_codec_set_sysclk(struct snd_soc_codec *codec, int clk_id,
da1c6ea6 278 int source, unsigned int freq, int dir);
ec4ee52a
MB
279int snd_soc_codec_set_pll(struct snd_soc_codec *codec, int pll_id, int source,
280 unsigned int freq_in, unsigned int freq_out);
281
70a7ca34
VK
282int snd_soc_register_card(struct snd_soc_card *card);
283int snd_soc_unregister_card(struct snd_soc_card *card);
6f8ab4ac
MB
284int snd_soc_suspend(struct device *dev);
285int snd_soc_resume(struct device *dev);
286int snd_soc_poweroff(struct device *dev);
f0fba2ad
LG
287int snd_soc_register_platform(struct device *dev,
288 struct snd_soc_platform_driver *platform_drv);
289void snd_soc_unregister_platform(struct device *dev);
290int snd_soc_register_codec(struct device *dev,
001ae4c0 291 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
292 struct snd_soc_dai_driver *dai_drv, int num_dai);
293void snd_soc_unregister_codec(struct device *dev);
181e055e
MB
294int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
295 unsigned int reg);
239c9706
DP
296int snd_soc_codec_readable_register(struct snd_soc_codec *codec,
297 unsigned int reg);
298int snd_soc_codec_writable_register(struct snd_soc_codec *codec,
299 unsigned int reg);
17a52fd6 300int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
301 int addr_bits, int data_bits,
302 enum snd_soc_control_type control);
7a30a3db
DP
303int snd_soc_cache_sync(struct snd_soc_codec *codec);
304int snd_soc_cache_init(struct snd_soc_codec *codec);
305int snd_soc_cache_exit(struct snd_soc_codec *codec);
306int snd_soc_cache_write(struct snd_soc_codec *codec,
307 unsigned int reg, unsigned int value);
308int snd_soc_cache_read(struct snd_soc_codec *codec,
309 unsigned int reg, unsigned int *value);
066d16c3
DP
310int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
311 unsigned int reg);
312int snd_soc_default_readable_register(struct snd_soc_codec *codec,
313 unsigned int reg);
8020454c
DP
314int snd_soc_default_writable_register(struct snd_soc_codec *codec,
315 unsigned int reg);
f1442bc1
LG
316int snd_soc_platform_read(struct snd_soc_platform *platform,
317 unsigned int reg);
318int snd_soc_platform_write(struct snd_soc_platform *platform,
319 unsigned int reg, unsigned int val);
12a48a8c 320
7aae816d
MB
321/* Utility functions to get clock rates from various things */
322int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
323int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 324int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
325int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
326
808db4a4
RP
327/* set runtime hw params */
328int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
329 const struct snd_pcm_hardware *hw);
808db4a4 330
8a2cd618 331/* Jack reporting */
f0fba2ad 332int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
333 struct snd_soc_jack *jack);
334void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
335int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
336 struct snd_soc_jack_pin *pins);
d5021ec9
MB
337void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
338 struct notifier_block *nb);
339void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
340 struct notifier_block *nb);
fa9879ed
VK
341int snd_soc_jack_add_zones(struct snd_soc_jack *jack, int count,
342 struct snd_soc_jack_zone *zones);
343int snd_soc_jack_get_type(struct snd_soc_jack *jack, int micbias_voltage);
ec67624d
LCM
344#ifdef CONFIG_GPIOLIB
345int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
346 struct snd_soc_jack_gpio *gpios);
347void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
348 struct snd_soc_jack_gpio *gpios);
349#endif
8a2cd618 350
808db4a4
RP
351/* codec register bit access */
352int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 353 unsigned int mask, unsigned int value);
dd1b3d53
MB
354int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
355 unsigned short reg, unsigned int mask,
356 unsigned int value);
808db4a4 357int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 358 unsigned int mask, unsigned int value);
808db4a4
RP
359
360int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
361 struct snd_ac97_bus_ops *ops, int num);
362void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
363
364/*
365 *Controls
366 */
367struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
efb7ac3f
MB
368 void *data, char *long_name,
369 const char *prefix);
3e8e1952
IM
370int snd_soc_add_controls(struct snd_soc_codec *codec,
371 const struct snd_kcontrol_new *controls, int num_controls);
a491a5c8
LG
372int snd_soc_add_platform_controls(struct snd_soc_platform *platform,
373 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
374int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
375 struct snd_ctl_elem_info *uinfo);
376int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
377 struct snd_ctl_elem_info *uinfo);
378int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
379 struct snd_ctl_elem_value *ucontrol);
380int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
381 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
382int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
383 struct snd_ctl_elem_value *ucontrol);
384int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
385 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
386int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
387 struct snd_ctl_elem_info *uinfo);
388int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
389 struct snd_ctl_elem_info *uinfo);
392abe9c 390#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
391int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
392 struct snd_ctl_elem_value *ucontrol);
393int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
394 struct snd_ctl_elem_value *ucontrol);
a92f1394
PU
395#define snd_soc_get_volsw_2r snd_soc_get_volsw
396#define snd_soc_put_volsw_2r snd_soc_put_volsw
e13ac2e9
MB
397int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
398 struct snd_ctl_elem_info *uinfo);
399int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
400 struct snd_ctl_elem_value *ucontrol);
401int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
402 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
403int snd_soc_limit_volume(struct snd_soc_codec *codec,
404 const char *name, int max);
b6f4bb38 405int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
406 struct snd_ctl_elem_info *uinfo);
407int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
408 struct snd_ctl_elem_value *ucontrol);
409int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
410 struct snd_ctl_elem_value *ucontrol);
808db4a4 411
066d16c3
DP
412/**
413 * struct snd_soc_reg_access - Describes whether a given register is
414 * readable, writable or volatile.
415 *
416 * @reg: the register number
417 * @read: whether this register is readable
418 * @write: whether this register is writable
419 * @vol: whether this register is volatile
420 */
421struct snd_soc_reg_access {
422 u16 reg;
423 u16 read;
424 u16 write;
425 u16 vol;
426};
427
8a2cd618
MB
428/**
429 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
430 *
431 * @pin: name of the pin to update
432 * @mask: bits to check for in reported jack status
433 * @invert: if non-zero then pin is enabled when status is not reported
434 */
435struct snd_soc_jack_pin {
436 struct list_head list;
437 const char *pin;
438 int mask;
439 bool invert;
440};
441
fa9879ed
VK
442/**
443 * struct snd_soc_jack_zone - Describes voltage zones of jack detection
444 *
445 * @min_mv: start voltage in mv
446 * @max_mv: end voltage in mv
447 * @jack_type: type of jack that is expected for this voltage
448 * @debounce_time: debounce_time for jack, codec driver should wait for this
449 * duration before reading the adc for voltages
450 * @:list: list container
451 */
452struct snd_soc_jack_zone {
453 unsigned int min_mv;
454 unsigned int max_mv;
455 unsigned int jack_type;
456 unsigned int debounce_time;
457 struct list_head list;
458};
459
ec67624d
LCM
460/**
461 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
462 *
463 * @gpio: gpio number
464 * @name: gpio name
465 * @report: value to report when jack detected
466 * @invert: report presence in low state
467 * @debouce_time: debouce time in ms
7887ab3a 468 * @wake: enable as wake source
fadddc87
MB
469 * @jack_status_check: callback function which overrides the detection
470 * to provide more complex checks (eg, reading an
471 * ADC).
ec67624d
LCM
472 */
473#ifdef CONFIG_GPIOLIB
474struct snd_soc_jack_gpio {
475 unsigned int gpio;
476 const char *name;
477 int report;
478 int invert;
479 int debounce_time;
7887ab3a
MB
480 bool wake;
481
ec67624d 482 struct snd_soc_jack *jack;
4c14d78e 483 struct delayed_work work;
c871a053
JS
484
485 int (*jack_status_check)(void);
ec67624d
LCM
486};
487#endif
488
8a2cd618
MB
489struct snd_soc_jack {
490 struct snd_jack *jack;
f0fba2ad 491 struct snd_soc_codec *codec;
8a2cd618
MB
492 struct list_head pins;
493 int status;
d5021ec9 494 struct blocking_notifier_head notifier;
fa9879ed 495 struct list_head jack_zones;
8a2cd618
MB
496};
497
808db4a4
RP
498/* SoC PCM stream information */
499struct snd_soc_pcm_stream {
f0fba2ad 500 const char *stream_name;
1c433fbd
GG
501 u64 formats; /* SNDRV_PCM_FMTBIT_* */
502 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
503 unsigned int rate_min; /* min rate */
504 unsigned int rate_max; /* max rate */
505 unsigned int channels_min; /* min channels */
506 unsigned int channels_max; /* max channels */
808db4a4
RP
507};
508
509/* SoC audio ops */
510struct snd_soc_ops {
511 int (*startup)(struct snd_pcm_substream *);
512 void (*shutdown)(struct snd_pcm_substream *);
513 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
514 int (*hw_free)(struct snd_pcm_substream *);
515 int (*prepare)(struct snd_pcm_substream *);
516 int (*trigger)(struct snd_pcm_substream *, int);
517};
518
7a30a3db
DP
519/* SoC cache ops */
520struct snd_soc_cache_ops {
0d735eaa 521 const char *name;
7a30a3db
DP
522 enum snd_soc_compress_type id;
523 int (*init)(struct snd_soc_codec *codec);
524 int (*exit)(struct snd_soc_codec *codec);
525 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
526 unsigned int *value);
527 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
528 unsigned int value);
529 int (*sync)(struct snd_soc_codec *codec);
530};
531
f0fba2ad 532/* SoC Audio Codec device */
808db4a4 533struct snd_soc_codec {
f0fba2ad 534 const char *name;
ead9b919 535 const char *name_prefix;
f0fba2ad 536 int id;
0d0cf00a 537 struct device *dev;
001ae4c0 538 const struct snd_soc_codec_driver *driver;
0d0cf00a 539
f0fba2ad
LG
540 struct mutex mutex;
541 struct snd_soc_card *card;
0d0cf00a 542 struct list_head list;
f0fba2ad
LG
543 struct list_head card_list;
544 int num_dai;
23bbce34 545 enum snd_soc_compress_type compress_type;
aea170a0 546 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
547 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
548 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 549 int (*writable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
550
551 /* runtime */
808db4a4
RP
552 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
553 unsigned int active;
dad8e7ae 554 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
555 unsigned int suspended:1; /* Codec is in suspend PM state */
556 unsigned int probed:1; /* Codec has been probed */
557 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 558 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 559 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
fdf0f54d 560 unsigned int cache_init:1; /* codec cache has been initialized */
aaee8ef1
MB
561 u32 cache_only; /* Suppress writes to hardware */
562 u32 cache_sync; /* Cache needs to be synced to hardware */
808db4a4
RP
563
564 /* codec IO */
565 void *control_data; /* codec control (i2c/3wire) data */
67850a89 566 enum snd_soc_control_type control_type;
808db4a4 567 hw_write_t hw_write;
afa2f106 568 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
569 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
570 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
5fb609d4 571 int (*bulk_write_raw)(struct snd_soc_codec *, unsigned int, const void *, size_t);
808db4a4 572 void *reg_cache;
3335ddca 573 const void *reg_def_copy;
7a30a3db
DP
574 const struct snd_soc_cache_ops *cache_ops;
575 struct mutex cache_rw_mutex;
be3ea3b9 576 int val_bytes;
a96ca338 577
808db4a4 578 /* dapm */
ce6120cc 579 struct snd_soc_dapm_context dapm;
1d69c5c5 580 unsigned int ignore_pmdown_time:1; /* pmdown_time is ignored at stop */
808db4a4 581
384c89e2 582#ifdef CONFIG_DEBUG_FS
88439ac7 583 struct dentry *debugfs_codec_root;
384c89e2 584 struct dentry *debugfs_reg;
79fb9387 585 struct dentry *debugfs_dapm;
384c89e2 586#endif
808db4a4
RP
587};
588
f0fba2ad
LG
589/* codec driver */
590struct snd_soc_codec_driver {
591
592 /* driver ops */
593 int (*probe)(struct snd_soc_codec *);
594 int (*remove)(struct snd_soc_codec *);
595 int (*suspend)(struct snd_soc_codec *,
596 pm_message_t state);
597 int (*resume)(struct snd_soc_codec *);
598
b7af1daf
MB
599 /* Default control and setup, added after probe() is run */
600 const struct snd_kcontrol_new *controls;
601 int num_controls;
89b95ac0
MB
602 const struct snd_soc_dapm_widget *dapm_widgets;
603 int num_dapm_widgets;
604 const struct snd_soc_dapm_route *dapm_routes;
605 int num_dapm_routes;
606
ec4ee52a
MB
607 /* codec wide operations */
608 int (*set_sysclk)(struct snd_soc_codec *codec,
da1c6ea6 609 int clk_id, int source, unsigned int freq, int dir);
ec4ee52a
MB
610 int (*set_pll)(struct snd_soc_codec *codec, int pll_id, int source,
611 unsigned int freq_in, unsigned int freq_out);
612
f0fba2ad
LG
613 /* codec IO */
614 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
615 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
616 int (*display_register)(struct snd_soc_codec *, char *,
617 size_t, unsigned int);
d4754ec9
DP
618 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
619 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 620 int (*writable_register)(struct snd_soc_codec *, unsigned int);
4a8923ba 621 unsigned int reg_cache_size;
f0fba2ad
LG
622 short reg_cache_step;
623 short reg_word_size;
624 const void *reg_cache_default;
066d16c3
DP
625 short reg_access_size;
626 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 627 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
628
629 /* codec bias level */
630 int (*set_bias_level)(struct snd_soc_codec *,
631 enum snd_soc_bias_level level);
33c5f969 632 bool idle_bias_off;
474b62d6
MB
633
634 void (*seq_notifier)(struct snd_soc_dapm_context *,
f85a9e0d 635 enum snd_soc_dapm_type, int);
0168bf0d 636
64a648c2
LG
637 /* codec stream completion event */
638 int (*stream_event)(struct snd_soc_dapm_context *dapm, int event);
639
0168bf0d
LG
640 /* probe ordering - for components with runtime dependencies */
641 int probe_order;
642 int remove_order;
808db4a4
RP
643};
644
645/* SoC platform interface */
f0fba2ad 646struct snd_soc_platform_driver {
808db4a4 647
f0fba2ad
LG
648 int (*probe)(struct snd_soc_platform *);
649 int (*remove)(struct snd_soc_platform *);
650 int (*suspend)(struct snd_soc_dai *dai);
651 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
652
653 /* pcm creation and destruction */
552d1ef6 654 int (*pcm_new)(struct snd_soc_pcm_runtime *);
808db4a4
RP
655 void (*pcm_free)(struct snd_pcm *);
656
cb2cf612
LG
657 /* Default control and setup, added after probe() is run */
658 const struct snd_kcontrol_new *controls;
659 int num_controls;
660 const struct snd_soc_dapm_widget *dapm_widgets;
661 int num_dapm_widgets;
662 const struct snd_soc_dapm_route *dapm_routes;
663 int num_dapm_routes;
664
258020d0
PU
665 /*
666 * For platform caused delay reporting.
667 * Optional.
668 */
669 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
670 struct snd_soc_dai *);
671
808db4a4 672 /* platform stream ops */
f0fba2ad 673 struct snd_pcm_ops *ops;
0168bf0d 674
64a648c2
LG
675 /* platform stream completion event */
676 int (*stream_event)(struct snd_soc_dapm_context *dapm, int event);
677
0168bf0d
LG
678 /* probe ordering - for components with runtime dependencies */
679 int probe_order;
680 int remove_order;
f1442bc1
LG
681
682 /* platform IO - used for platform DAPM */
683 unsigned int (*read)(struct snd_soc_platform *, unsigned int);
684 int (*write)(struct snd_soc_platform *, unsigned int, unsigned int);
808db4a4
RP
685};
686
f0fba2ad
LG
687struct snd_soc_platform {
688 const char *name;
689 int id;
690 struct device *dev;
691 struct snd_soc_platform_driver *driver;
808db4a4 692
f0fba2ad
LG
693 unsigned int suspended:1; /* platform is suspended */
694 unsigned int probed:1;
1c433fbd 695
f0fba2ad
LG
696 struct snd_soc_card *card;
697 struct list_head list;
698 struct list_head card_list;
b7950641
LG
699
700 struct snd_soc_dapm_context dapm;
f0fba2ad 701};
808db4a4 702
f0fba2ad
LG
703struct snd_soc_dai_link {
704 /* config - must be set by machine driver */
705 const char *name; /* Codec name */
706 const char *stream_name; /* Stream name */
707 const char *codec_name; /* for multi-codec */
708 const char *platform_name; /* for multi-platform */
709 const char *cpu_dai_name;
710 const char *codec_dai_name;
4ccab3e7 711
75d9ac46
MB
712 unsigned int dai_fmt; /* format to set on init */
713
3efab7dc
MB
714 /* Keep DAI active over suspend */
715 unsigned int ignore_suspend:1;
716
06f409d7
MB
717 /* Symmetry requirements */
718 unsigned int symmetric_rates:1;
719
e50fad4f 720 /* pmdown_time is ignored at stop */
721 unsigned int ignore_pmdown_time:1;
722
f0fba2ad
LG
723 /* codec/machine specific init - e.g. add machine controls */
724 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 725
f0fba2ad
LG
726 /* machine stream operations */
727 struct snd_soc_ops *ops;
808db4a4
RP
728};
729
ff819b83 730struct snd_soc_codec_conf {
ead9b919 731 const char *dev_name;
ff819b83
DP
732
733 /*
734 * optional map of kcontrol, widget and path name prefixes that are
735 * associated per device
736 */
ead9b919 737 const char *name_prefix;
ff819b83
DP
738
739 /*
740 * set this to the desired compression type if you want to
741 * override the one supplied in codec->driver->compress_type
742 */
743 enum snd_soc_compress_type compress_type;
ead9b919
JN
744};
745
2eea392d
JN
746struct snd_soc_aux_dev {
747 const char *name; /* Codec name */
748 const char *codec_name; /* for multi-codec */
749
750 /* codec/machine specific init - e.g. add machine controls */
751 int (*init)(struct snd_soc_dapm_context *dapm);
752};
753
87506549
MB
754/* SoC card */
755struct snd_soc_card {
f0fba2ad 756 const char *name;
22de71ba
LG
757 const char *long_name;
758 const char *driver_name;
c5af3a2e 759 struct device *dev;
f0fba2ad
LG
760 struct snd_card *snd_card;
761 struct module *owner;
c5af3a2e
MB
762
763 struct list_head list;
f0fba2ad 764 struct mutex mutex;
c5af3a2e 765
f0fba2ad 766 bool instantiated;
808db4a4 767
e7361ec4 768 int (*probe)(struct snd_soc_card *card);
28e9ad92 769 int (*late_probe)(struct snd_soc_card *card);
e7361ec4 770 int (*remove)(struct snd_soc_card *card);
808db4a4
RP
771
772 /* the pre and post PM functions are used to do any PM work before and
773 * after the codec and DAI's do any PM work. */
70b2ac12
MB
774 int (*suspend_pre)(struct snd_soc_card *card);
775 int (*suspend_post)(struct snd_soc_card *card);
776 int (*resume_pre)(struct snd_soc_card *card);
777 int (*resume_post)(struct snd_soc_card *card);
808db4a4 778
0b4d221b 779 /* callbacks */
87506549 780 int (*set_bias_level)(struct snd_soc_card *,
d4c6005f 781 struct snd_soc_dapm_context *dapm,
0be9898a 782 enum snd_soc_bias_level level);
1badabd9 783 int (*set_bias_level_post)(struct snd_soc_card *,
d4c6005f 784 struct snd_soc_dapm_context *dapm,
1badabd9 785 enum snd_soc_bias_level level);
0b4d221b 786
6c5f1fed 787 long pmdown_time;
96dd3622 788
808db4a4
RP
789 /* CPU <--> Codec DAI links */
790 struct snd_soc_dai_link *dai_link;
791 int num_links;
f0fba2ad
LG
792 struct snd_soc_pcm_runtime *rtd;
793 int num_rtd;
6308419a 794
ff819b83
DP
795 /* optional codec specific configuration */
796 struct snd_soc_codec_conf *codec_conf;
797 int num_configs;
ead9b919 798
2eea392d
JN
799 /*
800 * optional auxiliary devices such as amplifiers or codecs with DAI
801 * link unused
802 */
803 struct snd_soc_aux_dev *aux_dev;
804 int num_aux_devs;
805 struct snd_soc_pcm_runtime *rtd_aux;
806 int num_aux_rtd;
807
b7af1daf
MB
808 const struct snd_kcontrol_new *controls;
809 int num_controls;
810
b8ad29de
MB
811 /*
812 * Card-specific routes and widgets.
813 */
d06e48db 814 const struct snd_soc_dapm_widget *dapm_widgets;
b8ad29de 815 int num_dapm_widgets;
d06e48db 816 const struct snd_soc_dapm_route *dapm_routes;
b8ad29de
MB
817 int num_dapm_routes;
818
6308419a 819 struct work_struct deferred_resume_work;
f0fba2ad
LG
820
821 /* lists of probed devices belonging to this card */
822 struct list_head codec_dev_list;
823 struct list_head platform_dev_list;
824 struct list_head dai_dev_list;
a6052154 825
97c866de 826 struct list_head widgets;
8ddab3f5 827 struct list_head paths;
7be31be8 828 struct list_head dapm_list;
db432b41 829 struct list_head dapm_dirty;
8ddab3f5 830
e37a4970
MB
831 /* Generic DAPM context for the card */
832 struct snd_soc_dapm_context dapm;
de02d078 833 struct snd_soc_dapm_stats dapm_stats;
e37a4970 834
a6052154
JN
835#ifdef CONFIG_DEBUG_FS
836 struct dentry *debugfs_card_root;
3a45b867 837 struct dentry *debugfs_pop_time;
a6052154 838#endif
3a45b867 839 u32 pop_time;
dddf3e4c
MB
840
841 void *drvdata;
808db4a4
RP
842};
843
f0fba2ad 844/* SoC machine DAI configuration, glues a codec and cpu DAI together */
d66a327d 845struct snd_soc_pcm_runtime {
f0fba2ad 846 struct device dev;
87506549 847 struct snd_soc_card *card;
f0fba2ad 848 struct snd_soc_dai_link *dai_link;
b8c0dab9
LG
849 struct mutex pcm_mutex;
850 enum snd_soc_pcm_subclass pcm_subclass;
851 struct snd_pcm_ops ops;
f0fba2ad
LG
852
853 unsigned int complete:1;
854 unsigned int dev_registered:1;
808db4a4 855
f0fba2ad
LG
856 long pmdown_time;
857
858 /* runtime devices */
859 struct snd_pcm *pcm;
860 struct snd_soc_codec *codec;
861 struct snd_soc_platform *platform;
862 struct snd_soc_dai *codec_dai;
863 struct snd_soc_dai *cpu_dai;
864
865 struct delayed_work delayed_work;
808db4a4
RP
866};
867
4eaa9819
JS
868/* mixer control */
869struct soc_mixer_control {
d11bb4a9 870 int min, max, platform_max;
815ecf8d 871 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
872};
873
808db4a4
RP
874/* enumerated kcontrol */
875struct soc_enum {
2e72f8e3
PU
876 unsigned short reg;
877 unsigned short reg2;
878 unsigned char shift_l;
879 unsigned char shift_r;
880 unsigned int max;
881 unsigned int mask;
87023ff7 882 const char * const *texts;
2e72f8e3
PU
883 const unsigned int *values;
884 void *dapm;
885};
886
5c82f567 887/* codec IO */
c3753707
MB
888unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
889unsigned int snd_soc_write(struct snd_soc_codec *codec,
890 unsigned int reg, unsigned int val);
5fb609d4
DP
891unsigned int snd_soc_bulk_write_raw(struct snd_soc_codec *codec,
892 unsigned int reg, const void *data, size_t len);
5c82f567 893
f0fba2ad
LG
894/* device driver data */
895
dddf3e4c
MB
896static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card,
897 void *data)
898{
899 card->drvdata = data;
900}
901
902static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card)
903{
904 return card->drvdata;
905}
906
b2c812e2 907static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 908 void *data)
b2c812e2 909{
f0fba2ad 910 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
911}
912
913static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
914{
f0fba2ad
LG
915 return dev_get_drvdata(codec->dev);
916}
917
918static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
919 void *data)
920{
921 dev_set_drvdata(platform->dev, data);
922}
923
924static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
925{
926 return dev_get_drvdata(platform->dev);
927}
928
929static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
930 void *data)
931{
932 dev_set_drvdata(&rtd->dev, data);
933}
934
935static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
936{
937 return dev_get_drvdata(&rtd->dev);
b2c812e2
MB
938}
939
4e10bda0
VK
940static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
941{
942 INIT_LIST_HEAD(&card->dai_dev_list);
943 INIT_LIST_HEAD(&card->codec_dev_list);
944 INIT_LIST_HEAD(&card->platform_dev_list);
945 INIT_LIST_HEAD(&card->widgets);
946 INIT_LIST_HEAD(&card->paths);
947 INIT_LIST_HEAD(&card->dapm_list);
948}
949
30d86ba4
PU
950static inline bool snd_soc_volsw_is_stereo(struct soc_mixer_control *mc)
951{
952 if (mc->reg == mc->rreg && mc->shift == mc->rshift)
953 return 0;
954 /*
955 * mc->reg == mc->rreg && mc->shift != mc->rshift, or
956 * mc->reg != mc->rreg means that the control is
957 * stereo (bits in one register or in two registers)
958 */
959 return 1;
960}
961
fb257897
MB
962int snd_soc_util_init(void);
963void snd_soc_util_exit(void);
964
a47cbe72
MB
965#include <sound/soc-dai.h>
966
faff4bb0 967#ifdef CONFIG_DEBUG_FS
8a9dab1a 968extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
969#endif
970
6f8ab4ac
MB
971extern const struct dev_pm_ops snd_soc_pm_ops;
972
808db4a4 973#endif