ASoC: Don't specify the DMA driver for Goni baseband link
[linux-2.6-block.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
808db4a4
RP
22#include <sound/core.h>
23#include <sound/pcm.h>
24#include <sound/control.h>
25#include <sound/ac97_codec.h>
26
808db4a4
RP
27/*
28 * Convenience kcontrol builders
29 */
4eaa9819
JS
30#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
31 ((unsigned long)&(struct soc_mixer_control) \
762b8df7 32 {.reg = xreg, .shift = xshift, .rshift = xshift, .max = xmax, \
d11bb4a9 33 .platform_max = xmax, .invert = xinvert})
4eaa9819
JS
34#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
35 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 36 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 37#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
38{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
39 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
40 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
41 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
42#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
43{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
44 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
45 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
46 .tlv.p = (tlv_array), \
47 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
48 .put = snd_soc_put_volsw, \
49 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
4eaa9819 50#define SOC_DOUBLE(xname, xreg, shift_left, shift_right, xmax, xinvert) \
808db4a4
RP
51{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
52 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
53 .put = snd_soc_put_volsw, \
4eaa9819
JS
54 .private_value = (unsigned long)&(struct soc_mixer_control) \
55 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 56 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 57#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4
RP
58{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
59 .info = snd_soc_info_volsw_2r, \
60 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
61 .private_value = (unsigned long)&(struct soc_mixer_control) \
62 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 63 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 64#define SOC_DOUBLE_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
66 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
67 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
68 .tlv.p = (tlv_array), \
69 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
70 .put = snd_soc_put_volsw, \
4eaa9819
JS
71 .private_value = (unsigned long)&(struct soc_mixer_control) \
72 {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
d11bb4a9 73 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 74#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
75{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
76 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
77 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
78 .tlv.p = (tlv_array), \
79 .info = snd_soc_info_volsw_2r, \
80 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
81 .private_value = (unsigned long)&(struct soc_mixer_control) \
82 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 83 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 84#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
85{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
86 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
87 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
88 .tlv.p = (tlv_array), \
89 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
90 .put = snd_soc_put_volsw_s8, \
4eaa9819 91 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
92 {.reg = xreg, .min = xmin, .max = xmax, \
93 .platform_max = xmax} }
f8ba0b7b 94#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 95{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
96 .max = xmax, .texts = xtexts }
97#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
98 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
99#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
100{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
101#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
102{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
103 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
104#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
105 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
106#define SOC_ENUM(xname, xenum) \
107{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
108 .info = snd_soc_info_enum_double, \
109 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
110 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
111#define SOC_VALUE_ENUM(xname, xenum) \
112{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 113 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
114 .get = snd_soc_get_value_enum_double, \
115 .put = snd_soc_put_value_enum_double, \
116 .private_value = (unsigned long)&xenum }
f8ba0b7b 117#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
118 xhandler_get, xhandler_put) \
119{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 120 .info = snd_soc_info_volsw, \
808db4a4 121 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 122 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
7629ad24
DM
123#define SOC_DOUBLE_EXT(xname, xreg, shift_left, shift_right, xmax, xinvert,\
124 xhandler_get, xhandler_put) \
125{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
126 .info = snd_soc_info_volsw, \
127 .get = xhandler_get, .put = xhandler_put, \
128 .private_value = (unsigned long)&(struct soc_mixer_control) \
129 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 130 .max = xmax, .platform_max = xmax, .invert = xinvert} }
f8ba0b7b 131#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
132 xhandler_get, xhandler_put, tlv_array) \
133{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
134 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
135 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
136 .tlv.p = (tlv_array), \
137 .info = snd_soc_info_volsw, \
138 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 139 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
140#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
141 xhandler_get, xhandler_put, tlv_array) \
142{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
143 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
144 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
145 .tlv.p = (tlv_array), \
146 .info = snd_soc_info_volsw, \
147 .get = xhandler_get, .put = xhandler_put, \
148 .private_value = (unsigned long)&(struct soc_mixer_control) \
149 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 150 .max = xmax, .platform_max = xmax, .invert = xinvert} }
3ce91d5a
JS
151#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
152 xhandler_get, xhandler_put, tlv_array) \
153{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
154 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
155 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
156 .tlv.p = (tlv_array), \
157 .info = snd_soc_info_volsw_2r, \
158 .get = xhandler_get, .put = xhandler_put, \
159 .private_value = (unsigned long)&(struct soc_mixer_control) \
160 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 161 .max = xmax, .platform_max = xmax, .invert = xinvert} }
808db4a4
RP
162#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
163{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
164 .info = snd_soc_info_bool_ext, \
165 .get = xhandler_get, .put = xhandler_put, \
166 .private_value = xdata }
167#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
168{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
169 .info = snd_soc_info_enum_ext, \
170 .get = xhandler_get, .put = xhandler_put, \
171 .private_value = (unsigned long)&xenum }
172
b6f4bb38 173#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
174 xmin, xmax, tlv_array) \
175{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
176 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
177 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
178 .tlv.p = (tlv_array), \
179 .info = snd_soc_info_volsw_2r_sx, \
180 .get = snd_soc_get_volsw_2r_sx, \
181 .put = snd_soc_put_volsw_2r_sx, \
182 .private_value = (unsigned long)&(struct soc_mixer_control) \
183 {.reg = xreg_left, \
184 .rreg = xreg_right, .shift = xshift, \
185 .min = xmin, .max = xmax} }
186
187
6c2fb6a8
GL
188/*
189 * Simplified versions of above macros, declaring a struct and calculating
190 * ARRAY_SIZE internally
191 */
192#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
193 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
194 ARRAY_SIZE(xtexts), xtexts)
195#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
196 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
197#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
198 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
199#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
200 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
201 ARRAY_SIZE(xtexts), xtexts, xvalues)
202#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
203 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
204
0be9898a
MB
205/*
206 * Bias levels
207 *
208 * @ON: Bias is fully on for audio playback and capture operations.
209 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
210 * stream start and stop operations.
211 * @STANDBY: Low power standby state when no playback/capture operations are
212 * in progress. NOTE: The transition time between STANDBY and ON
213 * should be as fast as possible and no longer than 10ms.
214 * @OFF: Power Off. No restrictions on transition times.
215 */
216enum snd_soc_bias_level {
0be9898a 217 SND_SOC_BIAS_OFF,
4e485416
JN
218 SND_SOC_BIAS_STANDBY,
219 SND_SOC_BIAS_PREPARE,
220 SND_SOC_BIAS_ON,
0be9898a
MB
221};
222
8a2cd618
MB
223struct snd_jack;
224struct snd_soc_card;
808db4a4
RP
225struct snd_soc_pcm_stream;
226struct snd_soc_ops;
808db4a4 227struct snd_soc_pcm_runtime;
3c4b266f 228struct snd_soc_dai;
f0fba2ad 229struct snd_soc_dai_driver;
12a48a8c 230struct snd_soc_platform;
d273ebe7 231struct snd_soc_dai_link;
f0fba2ad 232struct snd_soc_platform_driver;
808db4a4 233struct snd_soc_codec;
f0fba2ad 234struct snd_soc_codec_driver;
808db4a4 235struct soc_enum;
8a2cd618 236struct snd_soc_jack;
fa9879ed 237struct snd_soc_jack_zone;
8a2cd618 238struct snd_soc_jack_pin;
7a30a3db 239struct snd_soc_cache_ops;
ce6120cc 240#include <sound/soc-dapm.h>
f0fba2ad 241
ec67624d
LCM
242#ifdef CONFIG_GPIOLIB
243struct snd_soc_jack_gpio;
244#endif
808db4a4
RP
245
246typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
247
248extern struct snd_ac97_bus_ops soc_ac97_ops;
249
7084a42b 250enum snd_soc_control_type {
67850a89 251 SND_SOC_CUSTOM = 1,
7084a42b
MB
252 SND_SOC_I2C,
253 SND_SOC_SPI,
254};
255
7a30a3db 256enum snd_soc_compress_type {
119bd789 257 SND_SOC_FLAT_COMPRESSION = 1,
a7f387d5
DP
258 SND_SOC_LZO_COMPRESSION,
259 SND_SOC_RBTREE_COMPRESSION
7a30a3db
DP
260};
261
ec4ee52a
MB
262int snd_soc_codec_set_sysclk(struct snd_soc_codec *codec, int clk_id,
263 unsigned int freq, int dir);
264int snd_soc_codec_set_pll(struct snd_soc_codec *codec, int pll_id, int source,
265 unsigned int freq_in, unsigned int freq_out);
266
70a7ca34
VK
267int snd_soc_register_card(struct snd_soc_card *card);
268int snd_soc_unregister_card(struct snd_soc_card *card);
6f8ab4ac
MB
269int snd_soc_suspend(struct device *dev);
270int snd_soc_resume(struct device *dev);
271int snd_soc_poweroff(struct device *dev);
f0fba2ad
LG
272int snd_soc_register_platform(struct device *dev,
273 struct snd_soc_platform_driver *platform_drv);
274void snd_soc_unregister_platform(struct device *dev);
275int snd_soc_register_codec(struct device *dev,
001ae4c0 276 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
277 struct snd_soc_dai_driver *dai_drv, int num_dai);
278void snd_soc_unregister_codec(struct device *dev);
181e055e
MB
279int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
280 unsigned int reg);
239c9706
DP
281int snd_soc_codec_readable_register(struct snd_soc_codec *codec,
282 unsigned int reg);
283int snd_soc_codec_writable_register(struct snd_soc_codec *codec,
284 unsigned int reg);
17a52fd6 285int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
286 int addr_bits, int data_bits,
287 enum snd_soc_control_type control);
7a30a3db
DP
288int snd_soc_cache_sync(struct snd_soc_codec *codec);
289int snd_soc_cache_init(struct snd_soc_codec *codec);
290int snd_soc_cache_exit(struct snd_soc_codec *codec);
291int snd_soc_cache_write(struct snd_soc_codec *codec,
292 unsigned int reg, unsigned int value);
293int snd_soc_cache_read(struct snd_soc_codec *codec,
294 unsigned int reg, unsigned int *value);
066d16c3
DP
295int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
296 unsigned int reg);
297int snd_soc_default_readable_register(struct snd_soc_codec *codec,
298 unsigned int reg);
8020454c
DP
299int snd_soc_default_writable_register(struct snd_soc_codec *codec,
300 unsigned int reg);
12a48a8c 301
7aae816d
MB
302/* Utility functions to get clock rates from various things */
303int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
304int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 305int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
306int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
307
808db4a4
RP
308/* set runtime hw params */
309int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
310 const struct snd_pcm_hardware *hw);
808db4a4 311
8a2cd618 312/* Jack reporting */
f0fba2ad 313int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
314 struct snd_soc_jack *jack);
315void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
316int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
317 struct snd_soc_jack_pin *pins);
d5021ec9
MB
318void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
319 struct notifier_block *nb);
320void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
321 struct notifier_block *nb);
fa9879ed
VK
322int snd_soc_jack_add_zones(struct snd_soc_jack *jack, int count,
323 struct snd_soc_jack_zone *zones);
324int snd_soc_jack_get_type(struct snd_soc_jack *jack, int micbias_voltage);
ec67624d
LCM
325#ifdef CONFIG_GPIOLIB
326int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
327 struct snd_soc_jack_gpio *gpios);
328void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
329 struct snd_soc_jack_gpio *gpios);
330#endif
8a2cd618 331
808db4a4
RP
332/* codec register bit access */
333int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 334 unsigned int mask, unsigned int value);
dd1b3d53
MB
335int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
336 unsigned short reg, unsigned int mask,
337 unsigned int value);
808db4a4 338int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 339 unsigned int mask, unsigned int value);
808db4a4
RP
340
341int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
342 struct snd_ac97_bus_ops *ops, int num);
343void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
344
345/*
346 *Controls
347 */
348struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
efb7ac3f
MB
349 void *data, char *long_name,
350 const char *prefix);
3e8e1952
IM
351int snd_soc_add_controls(struct snd_soc_codec *codec,
352 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
353int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
354 struct snd_ctl_elem_info *uinfo);
355int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
356 struct snd_ctl_elem_info *uinfo);
357int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
358 struct snd_ctl_elem_value *ucontrol);
359int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
360 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
361int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
362 struct snd_ctl_elem_value *ucontrol);
363int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
364 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
365int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
366 struct snd_ctl_elem_info *uinfo);
367int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
368 struct snd_ctl_elem_info *uinfo);
392abe9c 369#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
370int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
371 struct snd_ctl_elem_value *ucontrol);
372int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
373 struct snd_ctl_elem_value *ucontrol);
374int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol,
375 struct snd_ctl_elem_info *uinfo);
376int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol,
377 struct snd_ctl_elem_value *ucontrol);
378int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol,
379 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
380int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
381 struct snd_ctl_elem_info *uinfo);
382int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
383 struct snd_ctl_elem_value *ucontrol);
384int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
385 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
386int snd_soc_limit_volume(struct snd_soc_codec *codec,
387 const char *name, int max);
b6f4bb38 388int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
389 struct snd_ctl_elem_info *uinfo);
390int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
391 struct snd_ctl_elem_value *ucontrol);
392int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
393 struct snd_ctl_elem_value *ucontrol);
808db4a4 394
066d16c3
DP
395/**
396 * struct snd_soc_reg_access - Describes whether a given register is
397 * readable, writable or volatile.
398 *
399 * @reg: the register number
400 * @read: whether this register is readable
401 * @write: whether this register is writable
402 * @vol: whether this register is volatile
403 */
404struct snd_soc_reg_access {
405 u16 reg;
406 u16 read;
407 u16 write;
408 u16 vol;
409};
410
8a2cd618
MB
411/**
412 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
413 *
414 * @pin: name of the pin to update
415 * @mask: bits to check for in reported jack status
416 * @invert: if non-zero then pin is enabled when status is not reported
417 */
418struct snd_soc_jack_pin {
419 struct list_head list;
420 const char *pin;
421 int mask;
422 bool invert;
423};
424
fa9879ed
VK
425/**
426 * struct snd_soc_jack_zone - Describes voltage zones of jack detection
427 *
428 * @min_mv: start voltage in mv
429 * @max_mv: end voltage in mv
430 * @jack_type: type of jack that is expected for this voltage
431 * @debounce_time: debounce_time for jack, codec driver should wait for this
432 * duration before reading the adc for voltages
433 * @:list: list container
434 */
435struct snd_soc_jack_zone {
436 unsigned int min_mv;
437 unsigned int max_mv;
438 unsigned int jack_type;
439 unsigned int debounce_time;
440 struct list_head list;
441};
442
ec67624d
LCM
443/**
444 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
445 *
446 * @gpio: gpio number
447 * @name: gpio name
448 * @report: value to report when jack detected
449 * @invert: report presence in low state
450 * @debouce_time: debouce time in ms
7887ab3a 451 * @wake: enable as wake source
fadddc87
MB
452 * @jack_status_check: callback function which overrides the detection
453 * to provide more complex checks (eg, reading an
454 * ADC).
ec67624d
LCM
455 */
456#ifdef CONFIG_GPIOLIB
457struct snd_soc_jack_gpio {
458 unsigned int gpio;
459 const char *name;
460 int report;
461 int invert;
462 int debounce_time;
7887ab3a
MB
463 bool wake;
464
ec67624d 465 struct snd_soc_jack *jack;
4c14d78e 466 struct delayed_work work;
c871a053
JS
467
468 int (*jack_status_check)(void);
ec67624d
LCM
469};
470#endif
471
8a2cd618
MB
472struct snd_soc_jack {
473 struct snd_jack *jack;
f0fba2ad 474 struct snd_soc_codec *codec;
8a2cd618
MB
475 struct list_head pins;
476 int status;
d5021ec9 477 struct blocking_notifier_head notifier;
fa9879ed 478 struct list_head jack_zones;
8a2cd618
MB
479};
480
808db4a4
RP
481/* SoC PCM stream information */
482struct snd_soc_pcm_stream {
f0fba2ad 483 const char *stream_name;
1c433fbd
GG
484 u64 formats; /* SNDRV_PCM_FMTBIT_* */
485 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
486 unsigned int rate_min; /* min rate */
487 unsigned int rate_max; /* max rate */
488 unsigned int channels_min; /* min channels */
489 unsigned int channels_max; /* max channels */
808db4a4
RP
490};
491
492/* SoC audio ops */
493struct snd_soc_ops {
494 int (*startup)(struct snd_pcm_substream *);
495 void (*shutdown)(struct snd_pcm_substream *);
496 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
497 int (*hw_free)(struct snd_pcm_substream *);
498 int (*prepare)(struct snd_pcm_substream *);
499 int (*trigger)(struct snd_pcm_substream *, int);
500};
501
7a30a3db
DP
502/* SoC cache ops */
503struct snd_soc_cache_ops {
0d735eaa 504 const char *name;
7a30a3db
DP
505 enum snd_soc_compress_type id;
506 int (*init)(struct snd_soc_codec *codec);
507 int (*exit)(struct snd_soc_codec *codec);
508 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
509 unsigned int *value);
510 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
511 unsigned int value);
512 int (*sync)(struct snd_soc_codec *codec);
513};
514
f0fba2ad 515/* SoC Audio Codec device */
808db4a4 516struct snd_soc_codec {
f0fba2ad 517 const char *name;
ead9b919 518 const char *name_prefix;
f0fba2ad 519 int id;
0d0cf00a 520 struct device *dev;
001ae4c0 521 const struct snd_soc_codec_driver *driver;
0d0cf00a 522
f0fba2ad
LG
523 struct mutex mutex;
524 struct snd_soc_card *card;
0d0cf00a 525 struct list_head list;
f0fba2ad
LG
526 struct list_head card_list;
527 int num_dai;
23bbce34 528 enum snd_soc_compress_type compress_type;
aea170a0 529 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
530 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
531 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 532 int (*writable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
533
534 /* runtime */
808db4a4
RP
535 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
536 unsigned int active;
dad8e7ae 537 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
538 unsigned int suspended:1; /* Codec is in suspend PM state */
539 unsigned int probed:1; /* Codec has been probed */
540 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 541 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 542 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
fdf0f54d 543 unsigned int cache_init:1; /* codec cache has been initialized */
aaee8ef1
MB
544 u32 cache_only; /* Suppress writes to hardware */
545 u32 cache_sync; /* Cache needs to be synced to hardware */
808db4a4
RP
546
547 /* codec IO */
548 void *control_data; /* codec control (i2c/3wire) data */
67850a89 549 enum snd_soc_control_type control_type;
808db4a4 550 hw_write_t hw_write;
afa2f106 551 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
552 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
553 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
5fb609d4 554 int (*bulk_write_raw)(struct snd_soc_codec *, unsigned int, const void *, size_t);
808db4a4 555 void *reg_cache;
3335ddca 556 const void *reg_def_copy;
7a30a3db
DP
557 const struct snd_soc_cache_ops *cache_ops;
558 struct mutex cache_rw_mutex;
a96ca338 559
808db4a4 560 /* dapm */
ce6120cc 561 struct snd_soc_dapm_context dapm;
808db4a4 562
384c89e2 563#ifdef CONFIG_DEBUG_FS
88439ac7 564 struct dentry *debugfs_codec_root;
384c89e2 565 struct dentry *debugfs_reg;
79fb9387 566 struct dentry *debugfs_dapm;
384c89e2 567#endif
808db4a4
RP
568};
569
f0fba2ad
LG
570/* codec driver */
571struct snd_soc_codec_driver {
572
573 /* driver ops */
574 int (*probe)(struct snd_soc_codec *);
575 int (*remove)(struct snd_soc_codec *);
576 int (*suspend)(struct snd_soc_codec *,
577 pm_message_t state);
578 int (*resume)(struct snd_soc_codec *);
579
b7af1daf
MB
580 /* Default control and setup, added after probe() is run */
581 const struct snd_kcontrol_new *controls;
582 int num_controls;
89b95ac0
MB
583 const struct snd_soc_dapm_widget *dapm_widgets;
584 int num_dapm_widgets;
585 const struct snd_soc_dapm_route *dapm_routes;
586 int num_dapm_routes;
587
ec4ee52a
MB
588 /* codec wide operations */
589 int (*set_sysclk)(struct snd_soc_codec *codec,
590 int clk_id, unsigned int freq, int dir);
591 int (*set_pll)(struct snd_soc_codec *codec, int pll_id, int source,
592 unsigned int freq_in, unsigned int freq_out);
593
f0fba2ad
LG
594 /* codec IO */
595 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
596 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
597 int (*display_register)(struct snd_soc_codec *, char *,
598 size_t, unsigned int);
d4754ec9
DP
599 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
600 int (*readable_register)(struct snd_soc_codec *, unsigned int);
8020454c 601 int (*writable_register)(struct snd_soc_codec *, unsigned int);
f0fba2ad
LG
602 short reg_cache_size;
603 short reg_cache_step;
604 short reg_word_size;
605 const void *reg_cache_default;
066d16c3
DP
606 short reg_access_size;
607 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 608 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
609
610 /* codec bias level */
611 int (*set_bias_level)(struct snd_soc_codec *,
612 enum snd_soc_bias_level level);
474b62d6
MB
613
614 void (*seq_notifier)(struct snd_soc_dapm_context *,
f85a9e0d 615 enum snd_soc_dapm_type, int);
808db4a4
RP
616};
617
618/* SoC platform interface */
f0fba2ad 619struct snd_soc_platform_driver {
808db4a4 620
f0fba2ad
LG
621 int (*probe)(struct snd_soc_platform *);
622 int (*remove)(struct snd_soc_platform *);
623 int (*suspend)(struct snd_soc_dai *dai);
624 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
625
626 /* pcm creation and destruction */
3c4b266f 627 int (*pcm_new)(struct snd_card *, struct snd_soc_dai *,
808db4a4
RP
628 struct snd_pcm *);
629 void (*pcm_free)(struct snd_pcm *);
630
258020d0
PU
631 /*
632 * For platform caused delay reporting.
633 * Optional.
634 */
635 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
636 struct snd_soc_dai *);
637
808db4a4 638 /* platform stream ops */
f0fba2ad 639 struct snd_pcm_ops *ops;
808db4a4
RP
640};
641
f0fba2ad
LG
642struct snd_soc_platform {
643 const char *name;
644 int id;
645 struct device *dev;
646 struct snd_soc_platform_driver *driver;
808db4a4 647
f0fba2ad
LG
648 unsigned int suspended:1; /* platform is suspended */
649 unsigned int probed:1;
1c433fbd 650
f0fba2ad
LG
651 struct snd_soc_card *card;
652 struct list_head list;
653 struct list_head card_list;
654};
808db4a4 655
f0fba2ad
LG
656struct snd_soc_dai_link {
657 /* config - must be set by machine driver */
658 const char *name; /* Codec name */
659 const char *stream_name; /* Stream name */
660 const char *codec_name; /* for multi-codec */
661 const char *platform_name; /* for multi-platform */
662 const char *cpu_dai_name;
663 const char *codec_dai_name;
4ccab3e7 664
3efab7dc
MB
665 /* Keep DAI active over suspend */
666 unsigned int ignore_suspend:1;
667
06f409d7
MB
668 /* Symmetry requirements */
669 unsigned int symmetric_rates:1;
670
f0fba2ad
LG
671 /* codec/machine specific init - e.g. add machine controls */
672 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 673
f0fba2ad
LG
674 /* machine stream operations */
675 struct snd_soc_ops *ops;
808db4a4
RP
676};
677
ff819b83 678struct snd_soc_codec_conf {
ead9b919 679 const char *dev_name;
ff819b83
DP
680
681 /*
682 * optional map of kcontrol, widget and path name prefixes that are
683 * associated per device
684 */
ead9b919 685 const char *name_prefix;
ff819b83
DP
686
687 /*
688 * set this to the desired compression type if you want to
689 * override the one supplied in codec->driver->compress_type
690 */
691 enum snd_soc_compress_type compress_type;
ead9b919
JN
692};
693
2eea392d
JN
694struct snd_soc_aux_dev {
695 const char *name; /* Codec name */
696 const char *codec_name; /* for multi-codec */
697
698 /* codec/machine specific init - e.g. add machine controls */
699 int (*init)(struct snd_soc_dapm_context *dapm);
700};
701
87506549
MB
702/* SoC card */
703struct snd_soc_card {
f0fba2ad 704 const char *name;
c5af3a2e 705 struct device *dev;
f0fba2ad
LG
706 struct snd_card *snd_card;
707 struct module *owner;
c5af3a2e
MB
708
709 struct list_head list;
f0fba2ad 710 struct mutex mutex;
c5af3a2e 711
f0fba2ad 712 bool instantiated;
808db4a4 713
e7361ec4 714 int (*probe)(struct snd_soc_card *card);
28e9ad92 715 int (*late_probe)(struct snd_soc_card *card);
e7361ec4 716 int (*remove)(struct snd_soc_card *card);
808db4a4
RP
717
718 /* the pre and post PM functions are used to do any PM work before and
719 * after the codec and DAI's do any PM work. */
70b2ac12
MB
720 int (*suspend_pre)(struct snd_soc_card *card);
721 int (*suspend_post)(struct snd_soc_card *card);
722 int (*resume_pre)(struct snd_soc_card *card);
723 int (*resume_post)(struct snd_soc_card *card);
808db4a4 724
0b4d221b 725 /* callbacks */
87506549 726 int (*set_bias_level)(struct snd_soc_card *,
0be9898a 727 enum snd_soc_bias_level level);
1badabd9
MB
728 int (*set_bias_level_post)(struct snd_soc_card *,
729 enum snd_soc_bias_level level);
0b4d221b 730
6c5f1fed 731 long pmdown_time;
96dd3622 732
808db4a4
RP
733 /* CPU <--> Codec DAI links */
734 struct snd_soc_dai_link *dai_link;
735 int num_links;
f0fba2ad
LG
736 struct snd_soc_pcm_runtime *rtd;
737 int num_rtd;
6308419a 738
ff819b83
DP
739 /* optional codec specific configuration */
740 struct snd_soc_codec_conf *codec_conf;
741 int num_configs;
ead9b919 742
2eea392d
JN
743 /*
744 * optional auxiliary devices such as amplifiers or codecs with DAI
745 * link unused
746 */
747 struct snd_soc_aux_dev *aux_dev;
748 int num_aux_devs;
749 struct snd_soc_pcm_runtime *rtd_aux;
750 int num_aux_rtd;
751
b7af1daf
MB
752 const struct snd_kcontrol_new *controls;
753 int num_controls;
754
b8ad29de
MB
755 /*
756 * Card-specific routes and widgets.
757 */
d06e48db 758 const struct snd_soc_dapm_widget *dapm_widgets;
b8ad29de 759 int num_dapm_widgets;
d06e48db 760 const struct snd_soc_dapm_route *dapm_routes;
b8ad29de
MB
761 int num_dapm_routes;
762
6308419a 763 struct work_struct deferred_resume_work;
f0fba2ad
LG
764
765 /* lists of probed devices belonging to this card */
766 struct list_head codec_dev_list;
767 struct list_head platform_dev_list;
768 struct list_head dai_dev_list;
a6052154 769
97c866de 770 struct list_head widgets;
8ddab3f5 771 struct list_head paths;
7be31be8 772 struct list_head dapm_list;
8ddab3f5 773
e37a4970
MB
774 /* Generic DAPM context for the card */
775 struct snd_soc_dapm_context dapm;
776
a6052154
JN
777#ifdef CONFIG_DEBUG_FS
778 struct dentry *debugfs_card_root;
3a45b867 779 struct dentry *debugfs_pop_time;
a6052154 780#endif
3a45b867 781 u32 pop_time;
dddf3e4c
MB
782
783 void *drvdata;
808db4a4
RP
784};
785
f0fba2ad
LG
786/* SoC machine DAI configuration, glues a codec and cpu DAI together */
787struct snd_soc_pcm_runtime {
788 struct device dev;
87506549 789 struct snd_soc_card *card;
f0fba2ad
LG
790 struct snd_soc_dai_link *dai_link;
791
792 unsigned int complete:1;
793 unsigned int dev_registered:1;
808db4a4 794
f0fba2ad
LG
795 /* Symmetry data - only valid if symmetry is being enforced */
796 unsigned int rate;
797 long pmdown_time;
798
799 /* runtime devices */
800 struct snd_pcm *pcm;
801 struct snd_soc_codec *codec;
802 struct snd_soc_platform *platform;
803 struct snd_soc_dai *codec_dai;
804 struct snd_soc_dai *cpu_dai;
805
806 struct delayed_work delayed_work;
808db4a4
RP
807};
808
4eaa9819
JS
809/* mixer control */
810struct soc_mixer_control {
d11bb4a9 811 int min, max, platform_max;
815ecf8d 812 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
813};
814
808db4a4
RP
815/* enumerated kcontrol */
816struct soc_enum {
2e72f8e3
PU
817 unsigned short reg;
818 unsigned short reg2;
819 unsigned char shift_l;
820 unsigned char shift_r;
821 unsigned int max;
822 unsigned int mask;
823 const char **texts;
824 const unsigned int *values;
825 void *dapm;
826};
827
5c82f567 828/* codec IO */
c3753707
MB
829unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
830unsigned int snd_soc_write(struct snd_soc_codec *codec,
831 unsigned int reg, unsigned int val);
5fb609d4
DP
832unsigned int snd_soc_bulk_write_raw(struct snd_soc_codec *codec,
833 unsigned int reg, const void *data, size_t len);
5c82f567 834
f0fba2ad
LG
835/* device driver data */
836
dddf3e4c
MB
837static inline void snd_soc_card_set_drvdata(struct snd_soc_card *card,
838 void *data)
839{
840 card->drvdata = data;
841}
842
843static inline void *snd_soc_card_get_drvdata(struct snd_soc_card *card)
844{
845 return card->drvdata;
846}
847
b2c812e2 848static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 849 void *data)
b2c812e2 850{
f0fba2ad 851 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
852}
853
854static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
855{
f0fba2ad
LG
856 return dev_get_drvdata(codec->dev);
857}
858
859static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
860 void *data)
861{
862 dev_set_drvdata(platform->dev, data);
863}
864
865static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
866{
867 return dev_get_drvdata(platform->dev);
868}
869
870static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
871 void *data)
872{
873 dev_set_drvdata(&rtd->dev, data);
874}
875
876static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
877{
878 return dev_get_drvdata(&rtd->dev);
b2c812e2
MB
879}
880
4e10bda0
VK
881static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
882{
883 INIT_LIST_HEAD(&card->dai_dev_list);
884 INIT_LIST_HEAD(&card->codec_dev_list);
885 INIT_LIST_HEAD(&card->platform_dev_list);
886 INIT_LIST_HEAD(&card->widgets);
887 INIT_LIST_HEAD(&card->paths);
888 INIT_LIST_HEAD(&card->dapm_list);
889}
890
fb257897
MB
891int snd_soc_util_init(void);
892void snd_soc_util_exit(void);
893
a47cbe72
MB
894#include <sound/soc-dai.h>
895
faff4bb0 896#ifdef CONFIG_DEBUG_FS
8a9dab1a 897extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
898#endif
899
6f8ab4ac
MB
900extern const struct dev_pm_ops snd_soc_pm_ops;
901
808db4a4 902#endif