ASoC: Staticise non-exported symbols in cs4271
[linux-2.6-block.git] / include / sound / soc.h
CommitLineData
808db4a4
RP
1/*
2 * linux/sound/soc.h -- ALSA SoC Layer
3 *
4 * Author: Liam Girdwood
5 * Created: Aug 11th 2005
6 * Copyright: Wolfson Microelectronics. PLC.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __LINUX_SND_SOC_H
14#define __LINUX_SND_SOC_H
15
16#include <linux/platform_device.h>
17#include <linux/types.h>
d5021ec9 18#include <linux/notifier.h>
4484bb2e 19#include <linux/workqueue.h>
ec67624d
LCM
20#include <linux/interrupt.h>
21#include <linux/kernel.h>
808db4a4
RP
22#include <sound/core.h>
23#include <sound/pcm.h>
24#include <sound/control.h>
25#include <sound/ac97_codec.h>
26
808db4a4
RP
27/*
28 * Convenience kcontrol builders
29 */
4eaa9819
JS
30#define SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) \
31 ((unsigned long)&(struct soc_mixer_control) \
762b8df7 32 {.reg = xreg, .shift = xshift, .rshift = xshift, .max = xmax, \
d11bb4a9 33 .platform_max = xmax, .invert = xinvert})
4eaa9819
JS
34#define SOC_SINGLE_VALUE_EXT(xreg, xmax, xinvert) \
35 ((unsigned long)&(struct soc_mixer_control) \
d11bb4a9 36 {.reg = xreg, .max = xmax, .platform_max = xmax, .invert = xinvert})
a7a4ac86 37#define SOC_SINGLE(xname, reg, shift, max, invert) \
808db4a4
RP
38{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
39 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
40 .put = snd_soc_put_volsw, \
a7a4ac86
PZ
41 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
42#define SOC_SINGLE_TLV(xname, reg, shift, max, invert, tlv_array) \
43{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
44 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
45 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
46 .tlv.p = (tlv_array), \
47 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
48 .put = snd_soc_put_volsw, \
49 .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert) }
4eaa9819 50#define SOC_DOUBLE(xname, xreg, shift_left, shift_right, xmax, xinvert) \
808db4a4
RP
51{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
52 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
53 .put = snd_soc_put_volsw, \
4eaa9819
JS
54 .private_value = (unsigned long)&(struct soc_mixer_control) \
55 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 56 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 57#define SOC_DOUBLE_R(xname, reg_left, reg_right, xshift, xmax, xinvert) \
808db4a4
RP
58{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
59 .info = snd_soc_info_volsw_2r, \
60 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
61 .private_value = (unsigned long)&(struct soc_mixer_control) \
62 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 63 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 64#define SOC_DOUBLE_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
65{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
66 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
67 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
68 .tlv.p = (tlv_array), \
69 .info = snd_soc_info_volsw, .get = snd_soc_get_volsw, \
70 .put = snd_soc_put_volsw, \
4eaa9819
JS
71 .private_value = (unsigned long)&(struct soc_mixer_control) \
72 {.reg = xreg, .shift = shift_left, .rshift = shift_right,\
d11bb4a9 73 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 74#define SOC_DOUBLE_R_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert, tlv_array) \
a7a4ac86
PZ
75{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
76 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
77 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
78 .tlv.p = (tlv_array), \
79 .info = snd_soc_info_volsw_2r, \
80 .get = snd_soc_get_volsw_2r, .put = snd_soc_put_volsw_2r, \
4eaa9819
JS
81 .private_value = (unsigned long)&(struct soc_mixer_control) \
82 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 83 .max = xmax, .platform_max = xmax, .invert = xinvert} }
4eaa9819 84#define SOC_DOUBLE_S8_TLV(xname, xreg, xmin, xmax, tlv_array) \
e13ac2e9
MB
85{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
86 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
87 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
88 .tlv.p = (tlv_array), \
89 .info = snd_soc_info_volsw_s8, .get = snd_soc_get_volsw_s8, \
90 .put = snd_soc_put_volsw_s8, \
4eaa9819 91 .private_value = (unsigned long)&(struct soc_mixer_control) \
d11bb4a9
PU
92 {.reg = xreg, .min = xmin, .max = xmax, \
93 .platform_max = xmax} }
f8ba0b7b 94#define SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmax, xtexts) \
808db4a4 95{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
f8ba0b7b
JS
96 .max = xmax, .texts = xtexts }
97#define SOC_ENUM_SINGLE(xreg, xshift, xmax, xtexts) \
98 SOC_ENUM_DOUBLE(xreg, xshift, xshift, xmax, xtexts)
99#define SOC_ENUM_SINGLE_EXT(xmax, xtexts) \
100{ .max = xmax, .texts = xtexts }
2e72f8e3
PU
101#define SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, xmax, xtexts, xvalues) \
102{ .reg = xreg, .shift_l = xshift_l, .shift_r = xshift_r, \
103 .mask = xmask, .max = xmax, .texts = xtexts, .values = xvalues}
104#define SOC_VALUE_ENUM_SINGLE(xreg, xshift, xmask, xmax, xtexts, xvalues) \
105 SOC_VALUE_ENUM_DOUBLE(xreg, xshift, xshift, xmask, xmax, xtexts, xvalues)
808db4a4
RP
106#define SOC_ENUM(xname, xenum) \
107{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
108 .info = snd_soc_info_enum_double, \
109 .get = snd_soc_get_enum_double, .put = snd_soc_put_enum_double, \
110 .private_value = (unsigned long)&xenum }
2e72f8e3
PU
111#define SOC_VALUE_ENUM(xname, xenum) \
112{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname,\
74155556 113 .info = snd_soc_info_enum_double, \
2e72f8e3
PU
114 .get = snd_soc_get_value_enum_double, \
115 .put = snd_soc_put_value_enum_double, \
116 .private_value = (unsigned long)&xenum }
f8ba0b7b 117#define SOC_SINGLE_EXT(xname, xreg, xshift, xmax, xinvert,\
808db4a4
RP
118 xhandler_get, xhandler_put) \
119{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
1c433fbd 120 .info = snd_soc_info_volsw, \
808db4a4 121 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 122 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
7629ad24
DM
123#define SOC_DOUBLE_EXT(xname, xreg, shift_left, shift_right, xmax, xinvert,\
124 xhandler_get, xhandler_put) \
125{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname),\
126 .info = snd_soc_info_volsw, \
127 .get = xhandler_get, .put = xhandler_put, \
128 .private_value = (unsigned long)&(struct soc_mixer_control) \
129 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 130 .max = xmax, .platform_max = xmax, .invert = xinvert} }
f8ba0b7b 131#define SOC_SINGLE_EXT_TLV(xname, xreg, xshift, xmax, xinvert,\
10144c09
MM
132 xhandler_get, xhandler_put, tlv_array) \
133{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
134 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
135 SNDRV_CTL_ELEM_ACCESS_READWRITE,\
136 .tlv.p = (tlv_array), \
137 .info = snd_soc_info_volsw, \
138 .get = xhandler_get, .put = xhandler_put, \
f8ba0b7b 139 .private_value = SOC_SINGLE_VALUE(xreg, xshift, xmax, xinvert) }
d0af93db
JS
140#define SOC_DOUBLE_EXT_TLV(xname, xreg, shift_left, shift_right, xmax, xinvert,\
141 xhandler_get, xhandler_put, tlv_array) \
142{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
143 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
144 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
145 .tlv.p = (tlv_array), \
146 .info = snd_soc_info_volsw, \
147 .get = xhandler_get, .put = xhandler_put, \
148 .private_value = (unsigned long)&(struct soc_mixer_control) \
149 {.reg = xreg, .shift = shift_left, .rshift = shift_right, \
d11bb4a9 150 .max = xmax, .platform_max = xmax, .invert = xinvert} }
3ce91d5a
JS
151#define SOC_DOUBLE_R_EXT_TLV(xname, reg_left, reg_right, xshift, xmax, xinvert,\
152 xhandler_get, xhandler_put, tlv_array) \
153{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
154 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
155 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
156 .tlv.p = (tlv_array), \
157 .info = snd_soc_info_volsw_2r, \
158 .get = xhandler_get, .put = xhandler_put, \
159 .private_value = (unsigned long)&(struct soc_mixer_control) \
160 {.reg = reg_left, .rreg = reg_right, .shift = xshift, \
d11bb4a9 161 .max = xmax, .platform_max = xmax, .invert = xinvert} }
808db4a4
RP
162#define SOC_SINGLE_BOOL_EXT(xname, xdata, xhandler_get, xhandler_put) \
163{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
164 .info = snd_soc_info_bool_ext, \
165 .get = xhandler_get, .put = xhandler_put, \
166 .private_value = xdata }
167#define SOC_ENUM_EXT(xname, xenum, xhandler_get, xhandler_put) \
168{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
169 .info = snd_soc_info_enum_ext, \
170 .get = xhandler_get, .put = xhandler_put, \
171 .private_value = (unsigned long)&xenum }
172
b6f4bb38 173#define SOC_DOUBLE_R_SX_TLV(xname, xreg_left, xreg_right, xshift,\
174 xmin, xmax, tlv_array) \
175{ .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = (xname), \
176 .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ | \
177 SNDRV_CTL_ELEM_ACCESS_READWRITE, \
178 .tlv.p = (tlv_array), \
179 .info = snd_soc_info_volsw_2r_sx, \
180 .get = snd_soc_get_volsw_2r_sx, \
181 .put = snd_soc_put_volsw_2r_sx, \
182 .private_value = (unsigned long)&(struct soc_mixer_control) \
183 {.reg = xreg_left, \
184 .rreg = xreg_right, .shift = xshift, \
185 .min = xmin, .max = xmax} }
186
187
6c2fb6a8
GL
188/*
189 * Simplified versions of above macros, declaring a struct and calculating
190 * ARRAY_SIZE internally
191 */
192#define SOC_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xtexts) \
193 struct soc_enum name = SOC_ENUM_DOUBLE(xreg, xshift_l, xshift_r, \
194 ARRAY_SIZE(xtexts), xtexts)
195#define SOC_ENUM_SINGLE_DECL(name, xreg, xshift, xtexts) \
196 SOC_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xtexts)
197#define SOC_ENUM_SINGLE_EXT_DECL(name, xtexts) \
198 struct soc_enum name = SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(xtexts), xtexts)
199#define SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift_l, xshift_r, xmask, xtexts, xvalues) \
200 struct soc_enum name = SOC_VALUE_ENUM_DOUBLE(xreg, xshift_l, xshift_r, xmask, \
201 ARRAY_SIZE(xtexts), xtexts, xvalues)
202#define SOC_VALUE_ENUM_SINGLE_DECL(name, xreg, xshift, xmask, xtexts, xvalues) \
203 SOC_VALUE_ENUM_DOUBLE_DECL(name, xreg, xshift, xshift, xmask, xtexts, xvalues)
204
0be9898a
MB
205/*
206 * Bias levels
207 *
208 * @ON: Bias is fully on for audio playback and capture operations.
209 * @PREPARE: Prepare for audio operations. Called before DAPM switching for
210 * stream start and stop operations.
211 * @STANDBY: Low power standby state when no playback/capture operations are
212 * in progress. NOTE: The transition time between STANDBY and ON
213 * should be as fast as possible and no longer than 10ms.
214 * @OFF: Power Off. No restrictions on transition times.
215 */
216enum snd_soc_bias_level {
0be9898a 217 SND_SOC_BIAS_OFF,
4e485416
JN
218 SND_SOC_BIAS_STANDBY,
219 SND_SOC_BIAS_PREPARE,
220 SND_SOC_BIAS_ON,
0be9898a
MB
221};
222
8a2cd618
MB
223struct snd_jack;
224struct snd_soc_card;
808db4a4
RP
225struct snd_soc_pcm_stream;
226struct snd_soc_ops;
808db4a4 227struct snd_soc_pcm_runtime;
3c4b266f 228struct snd_soc_dai;
f0fba2ad 229struct snd_soc_dai_driver;
12a48a8c 230struct snd_soc_platform;
d273ebe7 231struct snd_soc_dai_link;
f0fba2ad 232struct snd_soc_platform_driver;
808db4a4 233struct snd_soc_codec;
f0fba2ad 234struct snd_soc_codec_driver;
808db4a4 235struct soc_enum;
8a2cd618
MB
236struct snd_soc_jack;
237struct snd_soc_jack_pin;
7a30a3db 238struct snd_soc_cache_ops;
ce6120cc 239#include <sound/soc-dapm.h>
f0fba2ad 240
ec67624d
LCM
241#ifdef CONFIG_GPIOLIB
242struct snd_soc_jack_gpio;
243#endif
808db4a4
RP
244
245typedef int (*hw_write_t)(void *,const char* ,int);
808db4a4
RP
246
247extern struct snd_ac97_bus_ops soc_ac97_ops;
248
7084a42b
MB
249enum snd_soc_control_type {
250 SND_SOC_CUSTOM,
251 SND_SOC_I2C,
252 SND_SOC_SPI,
253};
254
7a30a3db 255enum snd_soc_compress_type {
119bd789 256 SND_SOC_FLAT_COMPRESSION = 1,
a7f387d5
DP
257 SND_SOC_LZO_COMPRESSION,
258 SND_SOC_RBTREE_COMPRESSION
7a30a3db
DP
259};
260
70a7ca34
VK
261int snd_soc_register_card(struct snd_soc_card *card);
262int snd_soc_unregister_card(struct snd_soc_card *card);
f0fba2ad
LG
263int snd_soc_register_platform(struct device *dev,
264 struct snd_soc_platform_driver *platform_drv);
265void snd_soc_unregister_platform(struct device *dev);
266int snd_soc_register_codec(struct device *dev,
001ae4c0 267 const struct snd_soc_codec_driver *codec_drv,
f0fba2ad
LG
268 struct snd_soc_dai_driver *dai_drv, int num_dai);
269void snd_soc_unregister_codec(struct device *dev);
181e055e
MB
270int snd_soc_codec_volatile_register(struct snd_soc_codec *codec,
271 unsigned int reg);
17a52fd6 272int snd_soc_codec_set_cache_io(struct snd_soc_codec *codec,
7084a42b
MB
273 int addr_bits, int data_bits,
274 enum snd_soc_control_type control);
7a30a3db
DP
275int snd_soc_cache_sync(struct snd_soc_codec *codec);
276int snd_soc_cache_init(struct snd_soc_codec *codec);
277int snd_soc_cache_exit(struct snd_soc_codec *codec);
278int snd_soc_cache_write(struct snd_soc_codec *codec,
279 unsigned int reg, unsigned int value);
280int snd_soc_cache_read(struct snd_soc_codec *codec,
281 unsigned int reg, unsigned int *value);
066d16c3
DP
282int snd_soc_default_volatile_register(struct snd_soc_codec *codec,
283 unsigned int reg);
284int snd_soc_default_readable_register(struct snd_soc_codec *codec,
285 unsigned int reg);
12a48a8c 286
7aae816d
MB
287/* Utility functions to get clock rates from various things */
288int snd_soc_calc_frame_size(int sample_size, int channels, int tdm_slots);
289int snd_soc_params_to_frame_size(struct snd_pcm_hw_params *params);
c0fa59df 290int snd_soc_calc_bclk(int fs, int sample_size, int channels, int tdm_slots);
7aae816d
MB
291int snd_soc_params_to_bclk(struct snd_pcm_hw_params *parms);
292
808db4a4
RP
293/* set runtime hw params */
294int snd_soc_set_runtime_hwparams(struct snd_pcm_substream *substream,
295 const struct snd_pcm_hardware *hw);
808db4a4 296
8a2cd618 297/* Jack reporting */
f0fba2ad 298int snd_soc_jack_new(struct snd_soc_codec *codec, const char *id, int type,
8a2cd618
MB
299 struct snd_soc_jack *jack);
300void snd_soc_jack_report(struct snd_soc_jack *jack, int status, int mask);
301int snd_soc_jack_add_pins(struct snd_soc_jack *jack, int count,
302 struct snd_soc_jack_pin *pins);
d5021ec9
MB
303void snd_soc_jack_notifier_register(struct snd_soc_jack *jack,
304 struct notifier_block *nb);
305void snd_soc_jack_notifier_unregister(struct snd_soc_jack *jack,
306 struct notifier_block *nb);
ec67624d
LCM
307#ifdef CONFIG_GPIOLIB
308int snd_soc_jack_add_gpios(struct snd_soc_jack *jack, int count,
309 struct snd_soc_jack_gpio *gpios);
310void snd_soc_jack_free_gpios(struct snd_soc_jack *jack, int count,
311 struct snd_soc_jack_gpio *gpios);
312#endif
8a2cd618 313
808db4a4
RP
314/* codec register bit access */
315int snd_soc_update_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 316 unsigned int mask, unsigned int value);
dd1b3d53
MB
317int snd_soc_update_bits_locked(struct snd_soc_codec *codec,
318 unsigned short reg, unsigned int mask,
319 unsigned int value);
808db4a4 320int snd_soc_test_bits(struct snd_soc_codec *codec, unsigned short reg,
46f5822f 321 unsigned int mask, unsigned int value);
808db4a4
RP
322
323int snd_soc_new_ac97_codec(struct snd_soc_codec *codec,
324 struct snd_ac97_bus_ops *ops, int num);
325void snd_soc_free_ac97_codec(struct snd_soc_codec *codec);
326
327/*
328 *Controls
329 */
330struct snd_kcontrol *snd_soc_cnew(const struct snd_kcontrol_new *_template,
331 void *data, char *long_name);
3e8e1952
IM
332int snd_soc_add_controls(struct snd_soc_codec *codec,
333 const struct snd_kcontrol_new *controls, int num_controls);
808db4a4
RP
334int snd_soc_info_enum_double(struct snd_kcontrol *kcontrol,
335 struct snd_ctl_elem_info *uinfo);
336int snd_soc_info_enum_ext(struct snd_kcontrol *kcontrol,
337 struct snd_ctl_elem_info *uinfo);
338int snd_soc_get_enum_double(struct snd_kcontrol *kcontrol,
339 struct snd_ctl_elem_value *ucontrol);
340int snd_soc_put_enum_double(struct snd_kcontrol *kcontrol,
341 struct snd_ctl_elem_value *ucontrol);
2e72f8e3
PU
342int snd_soc_get_value_enum_double(struct snd_kcontrol *kcontrol,
343 struct snd_ctl_elem_value *ucontrol);
344int snd_soc_put_value_enum_double(struct snd_kcontrol *kcontrol,
345 struct snd_ctl_elem_value *ucontrol);
808db4a4
RP
346int snd_soc_info_volsw(struct snd_kcontrol *kcontrol,
347 struct snd_ctl_elem_info *uinfo);
348int snd_soc_info_volsw_ext(struct snd_kcontrol *kcontrol,
349 struct snd_ctl_elem_info *uinfo);
392abe9c 350#define snd_soc_info_bool_ext snd_ctl_boolean_mono_info
808db4a4
RP
351int snd_soc_get_volsw(struct snd_kcontrol *kcontrol,
352 struct snd_ctl_elem_value *ucontrol);
353int snd_soc_put_volsw(struct snd_kcontrol *kcontrol,
354 struct snd_ctl_elem_value *ucontrol);
355int snd_soc_info_volsw_2r(struct snd_kcontrol *kcontrol,
356 struct snd_ctl_elem_info *uinfo);
357int snd_soc_get_volsw_2r(struct snd_kcontrol *kcontrol,
358 struct snd_ctl_elem_value *ucontrol);
359int snd_soc_put_volsw_2r(struct snd_kcontrol *kcontrol,
360 struct snd_ctl_elem_value *ucontrol);
e13ac2e9
MB
361int snd_soc_info_volsw_s8(struct snd_kcontrol *kcontrol,
362 struct snd_ctl_elem_info *uinfo);
363int snd_soc_get_volsw_s8(struct snd_kcontrol *kcontrol,
364 struct snd_ctl_elem_value *ucontrol);
365int snd_soc_put_volsw_s8(struct snd_kcontrol *kcontrol,
366 struct snd_ctl_elem_value *ucontrol);
637d3847
PU
367int snd_soc_limit_volume(struct snd_soc_codec *codec,
368 const char *name, int max);
b6f4bb38 369int snd_soc_info_volsw_2r_sx(struct snd_kcontrol *kcontrol,
370 struct snd_ctl_elem_info *uinfo);
371int snd_soc_get_volsw_2r_sx(struct snd_kcontrol *kcontrol,
372 struct snd_ctl_elem_value *ucontrol);
373int snd_soc_put_volsw_2r_sx(struct snd_kcontrol *kcontrol,
374 struct snd_ctl_elem_value *ucontrol);
808db4a4 375
066d16c3
DP
376/**
377 * struct snd_soc_reg_access - Describes whether a given register is
378 * readable, writable or volatile.
379 *
380 * @reg: the register number
381 * @read: whether this register is readable
382 * @write: whether this register is writable
383 * @vol: whether this register is volatile
384 */
385struct snd_soc_reg_access {
386 u16 reg;
387 u16 read;
388 u16 write;
389 u16 vol;
390};
391
8a2cd618
MB
392/**
393 * struct snd_soc_jack_pin - Describes a pin to update based on jack detection
394 *
395 * @pin: name of the pin to update
396 * @mask: bits to check for in reported jack status
397 * @invert: if non-zero then pin is enabled when status is not reported
398 */
399struct snd_soc_jack_pin {
400 struct list_head list;
401 const char *pin;
402 int mask;
403 bool invert;
404};
405
ec67624d
LCM
406/**
407 * struct snd_soc_jack_gpio - Describes a gpio pin for jack detection
408 *
409 * @gpio: gpio number
410 * @name: gpio name
411 * @report: value to report when jack detected
412 * @invert: report presence in low state
413 * @debouce_time: debouce time in ms
414 */
415#ifdef CONFIG_GPIOLIB
416struct snd_soc_jack_gpio {
417 unsigned int gpio;
418 const char *name;
419 int report;
420 int invert;
421 int debounce_time;
422 struct snd_soc_jack *jack;
4c14d78e 423 struct delayed_work work;
c871a053
JS
424
425 int (*jack_status_check)(void);
ec67624d
LCM
426};
427#endif
428
8a2cd618
MB
429struct snd_soc_jack {
430 struct snd_jack *jack;
f0fba2ad 431 struct snd_soc_codec *codec;
8a2cd618
MB
432 struct list_head pins;
433 int status;
d5021ec9 434 struct blocking_notifier_head notifier;
8a2cd618
MB
435};
436
808db4a4
RP
437/* SoC PCM stream information */
438struct snd_soc_pcm_stream {
f0fba2ad 439 const char *stream_name;
1c433fbd
GG
440 u64 formats; /* SNDRV_PCM_FMTBIT_* */
441 unsigned int rates; /* SNDRV_PCM_RATE_* */
808db4a4
RP
442 unsigned int rate_min; /* min rate */
443 unsigned int rate_max; /* max rate */
444 unsigned int channels_min; /* min channels */
445 unsigned int channels_max; /* max channels */
808db4a4
RP
446};
447
448/* SoC audio ops */
449struct snd_soc_ops {
450 int (*startup)(struct snd_pcm_substream *);
451 void (*shutdown)(struct snd_pcm_substream *);
452 int (*hw_params)(struct snd_pcm_substream *, struct snd_pcm_hw_params *);
453 int (*hw_free)(struct snd_pcm_substream *);
454 int (*prepare)(struct snd_pcm_substream *);
455 int (*trigger)(struct snd_pcm_substream *, int);
456};
457
7a30a3db
DP
458/* SoC cache ops */
459struct snd_soc_cache_ops {
0d735eaa 460 const char *name;
7a30a3db
DP
461 enum snd_soc_compress_type id;
462 int (*init)(struct snd_soc_codec *codec);
463 int (*exit)(struct snd_soc_codec *codec);
464 int (*read)(struct snd_soc_codec *codec, unsigned int reg,
465 unsigned int *value);
466 int (*write)(struct snd_soc_codec *codec, unsigned int reg,
467 unsigned int value);
468 int (*sync)(struct snd_soc_codec *codec);
469};
470
f0fba2ad 471/* SoC Audio Codec device */
808db4a4 472struct snd_soc_codec {
f0fba2ad 473 const char *name;
ead9b919 474 const char *name_prefix;
f0fba2ad 475 int id;
0d0cf00a 476 struct device *dev;
001ae4c0 477 const struct snd_soc_codec_driver *driver;
0d0cf00a 478
f0fba2ad
LG
479 struct mutex mutex;
480 struct snd_soc_card *card;
0d0cf00a 481 struct list_head list;
f0fba2ad
LG
482 struct list_head card_list;
483 int num_dai;
23bbce34 484 enum snd_soc_compress_type compress_type;
aea170a0 485 size_t reg_size; /* reg_cache_size * reg_word_size */
1500b7b5
DP
486 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
487 int (*readable_register)(struct snd_soc_codec *, unsigned int);
808db4a4
RP
488
489 /* runtime */
808db4a4
RP
490 struct snd_ac97 *ac97; /* for ad-hoc ac97 devices */
491 unsigned int active;
dad8e7ae 492 unsigned int cache_bypass:1; /* Suppress access to the cache */
f0fba2ad
LG
493 unsigned int cache_only:1; /* Suppress writes to hardware */
494 unsigned int cache_sync:1; /* Cache needs to be synced to hardware */
495 unsigned int suspended:1; /* Codec is in suspend PM state */
496 unsigned int probed:1; /* Codec has been probed */
497 unsigned int ac97_registered:1; /* Codec has been AC97 registered */
0562f788 498 unsigned int ac97_created:1; /* Codec has been created by SoC */
f0fba2ad 499 unsigned int sysfs_registered:1; /* codec has been sysfs registered */
fdf0f54d 500 unsigned int cache_init:1; /* codec cache has been initialized */
808db4a4
RP
501
502 /* codec IO */
503 void *control_data; /* codec control (i2c/3wire) data */
808db4a4 504 hw_write_t hw_write;
afa2f106 505 unsigned int (*hw_read)(struct snd_soc_codec *, unsigned int);
c3acec26
MB
506 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
507 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
808db4a4 508 void *reg_cache;
3335ddca 509 const void *reg_def_copy;
7a30a3db
DP
510 const struct snd_soc_cache_ops *cache_ops;
511 struct mutex cache_rw_mutex;
a96ca338 512
808db4a4 513 /* dapm */
ce6120cc 514 struct snd_soc_dapm_context dapm;
808db4a4 515
384c89e2 516#ifdef CONFIG_DEBUG_FS
88439ac7 517 struct dentry *debugfs_codec_root;
384c89e2 518 struct dentry *debugfs_reg;
79fb9387 519 struct dentry *debugfs_dapm;
384c89e2 520#endif
808db4a4
RP
521};
522
f0fba2ad
LG
523/* codec driver */
524struct snd_soc_codec_driver {
525
526 /* driver ops */
527 int (*probe)(struct snd_soc_codec *);
528 int (*remove)(struct snd_soc_codec *);
529 int (*suspend)(struct snd_soc_codec *,
530 pm_message_t state);
531 int (*resume)(struct snd_soc_codec *);
532
533 /* codec IO */
534 unsigned int (*read)(struct snd_soc_codec *, unsigned int);
535 int (*write)(struct snd_soc_codec *, unsigned int, unsigned int);
536 int (*display_register)(struct snd_soc_codec *, char *,
537 size_t, unsigned int);
d4754ec9
DP
538 int (*volatile_register)(struct snd_soc_codec *, unsigned int);
539 int (*readable_register)(struct snd_soc_codec *, unsigned int);
f0fba2ad
LG
540 short reg_cache_size;
541 short reg_cache_step;
542 short reg_word_size;
543 const void *reg_cache_default;
066d16c3
DP
544 short reg_access_size;
545 const struct snd_soc_reg_access *reg_access_default;
7a30a3db 546 enum snd_soc_compress_type compress_type;
f0fba2ad
LG
547
548 /* codec bias level */
549 int (*set_bias_level)(struct snd_soc_codec *,
550 enum snd_soc_bias_level level);
474b62d6
MB
551
552 void (*seq_notifier)(struct snd_soc_dapm_context *,
553 enum snd_soc_dapm_type);
808db4a4
RP
554};
555
556/* SoC platform interface */
f0fba2ad 557struct snd_soc_platform_driver {
808db4a4 558
f0fba2ad
LG
559 int (*probe)(struct snd_soc_platform *);
560 int (*remove)(struct snd_soc_platform *);
561 int (*suspend)(struct snd_soc_dai *dai);
562 int (*resume)(struct snd_soc_dai *dai);
808db4a4
RP
563
564 /* pcm creation and destruction */
3c4b266f 565 int (*pcm_new)(struct snd_card *, struct snd_soc_dai *,
808db4a4
RP
566 struct snd_pcm *);
567 void (*pcm_free)(struct snd_pcm *);
568
258020d0
PU
569 /*
570 * For platform caused delay reporting.
571 * Optional.
572 */
573 snd_pcm_sframes_t (*delay)(struct snd_pcm_substream *,
574 struct snd_soc_dai *);
575
808db4a4 576 /* platform stream ops */
f0fba2ad 577 struct snd_pcm_ops *ops;
808db4a4
RP
578};
579
f0fba2ad
LG
580struct snd_soc_platform {
581 const char *name;
582 int id;
583 struct device *dev;
584 struct snd_soc_platform_driver *driver;
808db4a4 585
f0fba2ad
LG
586 unsigned int suspended:1; /* platform is suspended */
587 unsigned int probed:1;
1c433fbd 588
f0fba2ad
LG
589 struct snd_soc_card *card;
590 struct list_head list;
591 struct list_head card_list;
592};
808db4a4 593
f0fba2ad
LG
594struct snd_soc_dai_link {
595 /* config - must be set by machine driver */
596 const char *name; /* Codec name */
597 const char *stream_name; /* Stream name */
598 const char *codec_name; /* for multi-codec */
599 const char *platform_name; /* for multi-platform */
600 const char *cpu_dai_name;
601 const char *codec_dai_name;
4ccab3e7 602
3efab7dc
MB
603 /* Keep DAI active over suspend */
604 unsigned int ignore_suspend:1;
605
06f409d7
MB
606 /* Symmetry requirements */
607 unsigned int symmetric_rates:1;
608
f0fba2ad
LG
609 /* codec/machine specific init - e.g. add machine controls */
610 int (*init)(struct snd_soc_pcm_runtime *rtd);
06f409d7 611
f0fba2ad
LG
612 /* machine stream operations */
613 struct snd_soc_ops *ops;
808db4a4
RP
614};
615
ff819b83 616struct snd_soc_codec_conf {
ead9b919 617 const char *dev_name;
ff819b83
DP
618
619 /*
620 * optional map of kcontrol, widget and path name prefixes that are
621 * associated per device
622 */
ead9b919 623 const char *name_prefix;
ff819b83
DP
624
625 /*
626 * set this to the desired compression type if you want to
627 * override the one supplied in codec->driver->compress_type
628 */
629 enum snd_soc_compress_type compress_type;
ead9b919
JN
630};
631
2eea392d
JN
632struct snd_soc_aux_dev {
633 const char *name; /* Codec name */
634 const char *codec_name; /* for multi-codec */
635
636 /* codec/machine specific init - e.g. add machine controls */
637 int (*init)(struct snd_soc_dapm_context *dapm);
638};
639
87506549
MB
640/* SoC card */
641struct snd_soc_card {
f0fba2ad 642 const char *name;
c5af3a2e 643 struct device *dev;
f0fba2ad
LG
644 struct snd_card *snd_card;
645 struct module *owner;
c5af3a2e
MB
646
647 struct list_head list;
f0fba2ad 648 struct mutex mutex;
c5af3a2e 649
f0fba2ad 650 bool instantiated;
808db4a4
RP
651
652 int (*probe)(struct platform_device *pdev);
653 int (*remove)(struct platform_device *pdev);
654
655 /* the pre and post PM functions are used to do any PM work before and
656 * after the codec and DAI's do any PM work. */
657 int (*suspend_pre)(struct platform_device *pdev, pm_message_t state);
658 int (*suspend_post)(struct platform_device *pdev, pm_message_t state);
659 int (*resume_pre)(struct platform_device *pdev);
660 int (*resume_post)(struct platform_device *pdev);
661
0b4d221b 662 /* callbacks */
87506549 663 int (*set_bias_level)(struct snd_soc_card *,
0be9898a 664 enum snd_soc_bias_level level);
1badabd9
MB
665 int (*set_bias_level_post)(struct snd_soc_card *,
666 enum snd_soc_bias_level level);
0b4d221b 667
6c5f1fed 668 long pmdown_time;
96dd3622 669
808db4a4
RP
670 /* CPU <--> Codec DAI links */
671 struct snd_soc_dai_link *dai_link;
672 int num_links;
f0fba2ad
LG
673 struct snd_soc_pcm_runtime *rtd;
674 int num_rtd;
6308419a 675
ff819b83
DP
676 /* optional codec specific configuration */
677 struct snd_soc_codec_conf *codec_conf;
678 int num_configs;
ead9b919 679
2eea392d
JN
680 /*
681 * optional auxiliary devices such as amplifiers or codecs with DAI
682 * link unused
683 */
684 struct snd_soc_aux_dev *aux_dev;
685 int num_aux_devs;
686 struct snd_soc_pcm_runtime *rtd_aux;
687 int num_aux_rtd;
688
6308419a 689 struct work_struct deferred_resume_work;
f0fba2ad
LG
690
691 /* lists of probed devices belonging to this card */
692 struct list_head codec_dev_list;
693 struct list_head platform_dev_list;
694 struct list_head dai_dev_list;
a6052154 695
97c866de 696 struct list_head widgets;
8ddab3f5 697 struct list_head paths;
7be31be8 698 struct list_head dapm_list;
8ddab3f5 699
a6052154
JN
700#ifdef CONFIG_DEBUG_FS
701 struct dentry *debugfs_card_root;
3a45b867 702 struct dentry *debugfs_pop_time;
a6052154 703#endif
3a45b867 704 u32 pop_time;
808db4a4
RP
705};
706
f0fba2ad
LG
707/* SoC machine DAI configuration, glues a codec and cpu DAI together */
708struct snd_soc_pcm_runtime {
709 struct device dev;
87506549 710 struct snd_soc_card *card;
f0fba2ad
LG
711 struct snd_soc_dai_link *dai_link;
712
713 unsigned int complete:1;
714 unsigned int dev_registered:1;
808db4a4 715
f0fba2ad
LG
716 /* Symmetry data - only valid if symmetry is being enforced */
717 unsigned int rate;
718 long pmdown_time;
719
720 /* runtime devices */
721 struct snd_pcm *pcm;
722 struct snd_soc_codec *codec;
723 struct snd_soc_platform *platform;
724 struct snd_soc_dai *codec_dai;
725 struct snd_soc_dai *cpu_dai;
726
727 struct delayed_work delayed_work;
808db4a4
RP
728};
729
4eaa9819
JS
730/* mixer control */
731struct soc_mixer_control {
d11bb4a9 732 int min, max, platform_max;
815ecf8d 733 unsigned int reg, rreg, shift, rshift, invert;
4eaa9819
JS
734};
735
808db4a4
RP
736/* enumerated kcontrol */
737struct soc_enum {
2e72f8e3
PU
738 unsigned short reg;
739 unsigned short reg2;
740 unsigned char shift_l;
741 unsigned char shift_r;
742 unsigned int max;
743 unsigned int mask;
744 const char **texts;
745 const unsigned int *values;
746 void *dapm;
747};
748
5c82f567 749/* codec IO */
c3753707
MB
750unsigned int snd_soc_read(struct snd_soc_codec *codec, unsigned int reg);
751unsigned int snd_soc_write(struct snd_soc_codec *codec,
752 unsigned int reg, unsigned int val);
5c82f567 753
f0fba2ad
LG
754/* device driver data */
755
b2c812e2 756static inline void snd_soc_codec_set_drvdata(struct snd_soc_codec *codec,
f0fba2ad 757 void *data)
b2c812e2 758{
f0fba2ad 759 dev_set_drvdata(codec->dev, data);
b2c812e2
MB
760}
761
762static inline void *snd_soc_codec_get_drvdata(struct snd_soc_codec *codec)
763{
f0fba2ad
LG
764 return dev_get_drvdata(codec->dev);
765}
766
767static inline void snd_soc_platform_set_drvdata(struct snd_soc_platform *platform,
768 void *data)
769{
770 dev_set_drvdata(platform->dev, data);
771}
772
773static inline void *snd_soc_platform_get_drvdata(struct snd_soc_platform *platform)
774{
775 return dev_get_drvdata(platform->dev);
776}
777
778static inline void snd_soc_pcm_set_drvdata(struct snd_soc_pcm_runtime *rtd,
779 void *data)
780{
781 dev_set_drvdata(&rtd->dev, data);
782}
783
784static inline void *snd_soc_pcm_get_drvdata(struct snd_soc_pcm_runtime *rtd)
785{
786 return dev_get_drvdata(&rtd->dev);
b2c812e2
MB
787}
788
4e10bda0
VK
789static inline void snd_soc_initialize_card_lists(struct snd_soc_card *card)
790{
791 INIT_LIST_HEAD(&card->dai_dev_list);
792 INIT_LIST_HEAD(&card->codec_dev_list);
793 INIT_LIST_HEAD(&card->platform_dev_list);
794 INIT_LIST_HEAD(&card->widgets);
795 INIT_LIST_HEAD(&card->paths);
796 INIT_LIST_HEAD(&card->dapm_list);
797}
798
a47cbe72
MB
799#include <sound/soc-dai.h>
800
faff4bb0 801#ifdef CONFIG_DEBUG_FS
8a9dab1a 802extern struct dentry *snd_soc_debugfs_root;
faff4bb0
SW
803#endif
804
808db4a4 805#endif