Commit | Line | Data |
---|---|---|
e126ba97 | 1 | /* |
302bdf68 | 2 | * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. |
e126ba97 EC |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #ifndef MLX5_DRIVER_H | |
34 | #define MLX5_DRIVER_H | |
35 | ||
36 | #include <linux/kernel.h> | |
37 | #include <linux/completion.h> | |
38 | #include <linux/pci.h> | |
39 | #include <linux/spinlock_types.h> | |
40 | #include <linux/semaphore.h> | |
6ecde51d | 41 | #include <linux/slab.h> |
e126ba97 EC |
42 | #include <linux/vmalloc.h> |
43 | #include <linux/radix-tree.h> | |
43a335e0 | 44 | #include <linux/workqueue.h> |
d9aaed83 | 45 | #include <linux/mempool.h> |
94c6825e | 46 | #include <linux/interrupt.h> |
52ec462e | 47 | #include <linux/idr.h> |
6ecde51d | 48 | |
e126ba97 EC |
49 | #include <linux/mlx5/device.h> |
50 | #include <linux/mlx5/doorbell.h> | |
af1ba291 | 51 | #include <linux/mlx5/srq.h> |
7c39afb3 FD |
52 | #include <linux/timecounter.h> |
53 | #include <linux/ptp_clock_kernel.h> | |
e126ba97 EC |
54 | |
55 | enum { | |
56 | MLX5_BOARD_ID_LEN = 64, | |
57 | MLX5_MAX_NAME_LEN = 16, | |
58 | }; | |
59 | ||
60 | enum { | |
61 | /* one minute for the sake of bringup. Generally, commands must always | |
62 | * complete and we may need to increase this timeout value | |
63 | */ | |
6b6c07bd | 64 | MLX5_CMD_TIMEOUT_MSEC = 60 * 1000, |
e126ba97 EC |
65 | MLX5_CMD_WQ_MAX_NAME = 32, |
66 | }; | |
67 | ||
68 | enum { | |
69 | CMD_OWNER_SW = 0x0, | |
70 | CMD_OWNER_HW = 0x1, | |
71 | CMD_STATUS_SUCCESS = 0, | |
72 | }; | |
73 | ||
74 | enum mlx5_sqp_t { | |
75 | MLX5_SQP_SMI = 0, | |
76 | MLX5_SQP_GSI = 1, | |
77 | MLX5_SQP_IEEE_1588 = 2, | |
78 | MLX5_SQP_SNIFFER = 3, | |
79 | MLX5_SQP_SYNC_UMR = 4, | |
80 | }; | |
81 | ||
82 | enum { | |
83 | MLX5_MAX_PORTS = 2, | |
84 | }; | |
85 | ||
86 | enum { | |
87 | MLX5_EQ_VEC_PAGES = 0, | |
88 | MLX5_EQ_VEC_CMD = 1, | |
89 | MLX5_EQ_VEC_ASYNC = 2, | |
d9aaed83 | 90 | MLX5_EQ_VEC_PFAULT = 3, |
e126ba97 EC |
91 | MLX5_EQ_VEC_COMP_BASE, |
92 | }; | |
93 | ||
94 | enum { | |
db058a18 | 95 | MLX5_MAX_IRQ_NAME = 32 |
e126ba97 EC |
96 | }; |
97 | ||
98 | enum { | |
99 | MLX5_ATOMIC_MODE_IB_COMP = 1 << 16, | |
100 | MLX5_ATOMIC_MODE_CX = 2 << 16, | |
101 | MLX5_ATOMIC_MODE_8B = 3 << 16, | |
102 | MLX5_ATOMIC_MODE_16B = 4 << 16, | |
103 | MLX5_ATOMIC_MODE_32B = 5 << 16, | |
104 | MLX5_ATOMIC_MODE_64B = 6 << 16, | |
105 | MLX5_ATOMIC_MODE_128B = 7 << 16, | |
106 | MLX5_ATOMIC_MODE_256B = 8 << 16, | |
107 | }; | |
108 | ||
e126ba97 | 109 | enum { |
4f3961ee SM |
110 | MLX5_REG_QETCR = 0x4005, |
111 | MLX5_REG_QTCT = 0x400a, | |
c02762eb | 112 | MLX5_REG_QCAM = 0x4019, |
341c5ee2 HN |
113 | MLX5_REG_DCBX_PARAM = 0x4020, |
114 | MLX5_REG_DCBX_APP = 0x4021, | |
e29341fb IT |
115 | MLX5_REG_FPGA_CAP = 0x4022, |
116 | MLX5_REG_FPGA_CTRL = 0x4023, | |
a9956d35 | 117 | MLX5_REG_FPGA_ACCESS_REG = 0x4024, |
e126ba97 EC |
118 | MLX5_REG_PCAP = 0x5001, |
119 | MLX5_REG_PMTU = 0x5003, | |
120 | MLX5_REG_PTYS = 0x5004, | |
121 | MLX5_REG_PAOS = 0x5006, | |
3c2d18ef | 122 | MLX5_REG_PFCC = 0x5007, |
efea389d | 123 | MLX5_REG_PPCNT = 0x5008, |
e126ba97 EC |
124 | MLX5_REG_PMAOS = 0x5012, |
125 | MLX5_REG_PUDE = 0x5009, | |
126 | MLX5_REG_PMPE = 0x5010, | |
127 | MLX5_REG_PELC = 0x500e, | |
a124d13e | 128 | MLX5_REG_PVLC = 0x500f, |
94cb1ebb | 129 | MLX5_REG_PCMR = 0x5041, |
bb64143e | 130 | MLX5_REG_PMLP = 0x5002, |
cfdcbcea | 131 | MLX5_REG_PCAM = 0x507f, |
e126ba97 EC |
132 | MLX5_REG_NODE_DESC = 0x6001, |
133 | MLX5_REG_HOST_ENDIANNESS = 0x7004, | |
bb64143e | 134 | MLX5_REG_MCIA = 0x9014, |
da54d24e | 135 | MLX5_REG_MLCR = 0x902b, |
8ed1a630 | 136 | MLX5_REG_MPCNT = 0x9051, |
f9a1ef72 EE |
137 | MLX5_REG_MTPPS = 0x9053, |
138 | MLX5_REG_MTPPSE = 0x9054, | |
47176289 OG |
139 | MLX5_REG_MCQI = 0x9061, |
140 | MLX5_REG_MCC = 0x9062, | |
141 | MLX5_REG_MCDA = 0x9063, | |
cfdcbcea | 142 | MLX5_REG_MCAM = 0x907f, |
e126ba97 EC |
143 | }; |
144 | ||
341c5ee2 HN |
145 | enum mlx5_dcbx_oper_mode { |
146 | MLX5E_DCBX_PARAM_VER_OPER_HOST = 0x0, | |
147 | MLX5E_DCBX_PARAM_VER_OPER_AUTO = 0x3, | |
148 | }; | |
149 | ||
da7525d2 EBE |
150 | enum { |
151 | MLX5_ATOMIC_OPS_CMP_SWAP = 1 << 0, | |
152 | MLX5_ATOMIC_OPS_FETCH_ADD = 1 << 1, | |
153 | }; | |
154 | ||
e420f0c0 HE |
155 | enum mlx5_page_fault_resume_flags { |
156 | MLX5_PAGE_FAULT_RESUME_REQUESTOR = 1 << 0, | |
157 | MLX5_PAGE_FAULT_RESUME_WRITE = 1 << 1, | |
158 | MLX5_PAGE_FAULT_RESUME_RDMA = 1 << 2, | |
159 | MLX5_PAGE_FAULT_RESUME_ERROR = 1 << 7, | |
160 | }; | |
161 | ||
e126ba97 EC |
162 | enum dbg_rsc_type { |
163 | MLX5_DBG_RSC_QP, | |
164 | MLX5_DBG_RSC_EQ, | |
165 | MLX5_DBG_RSC_CQ, | |
166 | }; | |
167 | ||
7ecf6d8f BW |
168 | enum port_state_policy { |
169 | MLX5_POLICY_DOWN = 0, | |
170 | MLX5_POLICY_UP = 1, | |
171 | MLX5_POLICY_FOLLOW = 2, | |
172 | MLX5_POLICY_INVALID = 0xffffffff | |
173 | }; | |
174 | ||
e126ba97 EC |
175 | struct mlx5_field_desc { |
176 | struct dentry *dent; | |
177 | int i; | |
178 | }; | |
179 | ||
180 | struct mlx5_rsc_debug { | |
181 | struct mlx5_core_dev *dev; | |
182 | void *object; | |
183 | enum dbg_rsc_type type; | |
184 | struct dentry *root; | |
185 | struct mlx5_field_desc fields[0]; | |
186 | }; | |
187 | ||
188 | enum mlx5_dev_event { | |
189 | MLX5_DEV_EVENT_SYS_ERROR, | |
190 | MLX5_DEV_EVENT_PORT_UP, | |
191 | MLX5_DEV_EVENT_PORT_DOWN, | |
192 | MLX5_DEV_EVENT_PORT_INITIALIZED, | |
193 | MLX5_DEV_EVENT_LID_CHANGE, | |
194 | MLX5_DEV_EVENT_PKEY_CHANGE, | |
195 | MLX5_DEV_EVENT_GUID_CHANGE, | |
196 | MLX5_DEV_EVENT_CLIENT_REREG, | |
f9a1ef72 | 197 | MLX5_DEV_EVENT_PPS, |
246ac981 | 198 | MLX5_DEV_EVENT_DELAY_DROP_TIMEOUT, |
e126ba97 EC |
199 | }; |
200 | ||
4c916a79 | 201 | enum mlx5_port_status { |
6fa1bcab AS |
202 | MLX5_PORT_UP = 1, |
203 | MLX5_PORT_DOWN = 2, | |
4c916a79 RS |
204 | }; |
205 | ||
d9aaed83 AK |
206 | enum mlx5_eq_type { |
207 | MLX5_EQ_TYPE_COMP, | |
208 | MLX5_EQ_TYPE_ASYNC, | |
209 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING | |
210 | MLX5_EQ_TYPE_PF, | |
211 | #endif | |
212 | }; | |
213 | ||
2f5ff264 | 214 | struct mlx5_bfreg_info { |
b037c29a | 215 | u32 *sys_pages; |
2f5ff264 | 216 | int num_low_latency_bfregs; |
e126ba97 | 217 | unsigned int *count; |
e126ba97 EC |
218 | |
219 | /* | |
2f5ff264 | 220 | * protect bfreg allocation data structs |
e126ba97 EC |
221 | */ |
222 | struct mutex lock; | |
78c0f98c | 223 | u32 ver; |
b037c29a EC |
224 | bool lib_uar_4k; |
225 | u32 num_sys_pages; | |
e126ba97 EC |
226 | }; |
227 | ||
228 | struct mlx5_cmd_first { | |
229 | __be32 data[4]; | |
230 | }; | |
231 | ||
232 | struct mlx5_cmd_msg { | |
233 | struct list_head list; | |
0ac3ea70 | 234 | struct cmd_msg_cache *parent; |
e126ba97 EC |
235 | u32 len; |
236 | struct mlx5_cmd_first first; | |
237 | struct mlx5_cmd_mailbox *next; | |
238 | }; | |
239 | ||
240 | struct mlx5_cmd_debug { | |
241 | struct dentry *dbg_root; | |
242 | struct dentry *dbg_in; | |
243 | struct dentry *dbg_out; | |
244 | struct dentry *dbg_outlen; | |
245 | struct dentry *dbg_status; | |
246 | struct dentry *dbg_run; | |
247 | void *in_msg; | |
248 | void *out_msg; | |
249 | u8 status; | |
250 | u16 inlen; | |
251 | u16 outlen; | |
252 | }; | |
253 | ||
0ac3ea70 | 254 | struct cmd_msg_cache { |
e126ba97 EC |
255 | /* protect block chain allocations |
256 | */ | |
257 | spinlock_t lock; | |
258 | struct list_head head; | |
0ac3ea70 MHY |
259 | unsigned int max_inbox_size; |
260 | unsigned int num_ent; | |
e126ba97 EC |
261 | }; |
262 | ||
0ac3ea70 MHY |
263 | enum { |
264 | MLX5_NUM_COMMAND_CACHES = 5, | |
e126ba97 EC |
265 | }; |
266 | ||
267 | struct mlx5_cmd_stats { | |
268 | u64 sum; | |
269 | u64 n; | |
270 | struct dentry *root; | |
271 | struct dentry *avg; | |
272 | struct dentry *count; | |
273 | /* protect command average calculations */ | |
274 | spinlock_t lock; | |
275 | }; | |
276 | ||
277 | struct mlx5_cmd { | |
64599cca EC |
278 | void *cmd_alloc_buf; |
279 | dma_addr_t alloc_dma; | |
280 | int alloc_size; | |
e126ba97 EC |
281 | void *cmd_buf; |
282 | dma_addr_t dma; | |
283 | u16 cmdif_rev; | |
284 | u8 log_sz; | |
285 | u8 log_stride; | |
286 | int max_reg_cmds; | |
287 | int events; | |
288 | u32 __iomem *vector; | |
289 | ||
290 | /* protect command queue allocations | |
291 | */ | |
292 | spinlock_t alloc_lock; | |
293 | ||
294 | /* protect token allocations | |
295 | */ | |
296 | spinlock_t token_lock; | |
297 | u8 token; | |
298 | unsigned long bitmask; | |
299 | char wq_name[MLX5_CMD_WQ_MAX_NAME]; | |
300 | struct workqueue_struct *wq; | |
301 | struct semaphore sem; | |
302 | struct semaphore pages_sem; | |
303 | int mode; | |
304 | struct mlx5_cmd_work_ent *ent_arr[MLX5_MAX_COMMANDS]; | |
18c90df9 | 305 | struct dma_pool *pool; |
e126ba97 | 306 | struct mlx5_cmd_debug dbg; |
0ac3ea70 | 307 | struct cmd_msg_cache cache[MLX5_NUM_COMMAND_CACHES]; |
e126ba97 EC |
308 | int checksum_disabled; |
309 | struct mlx5_cmd_stats stats[MLX5_CMD_OP_MAX]; | |
310 | }; | |
311 | ||
312 | struct mlx5_port_caps { | |
313 | int gid_table_len; | |
314 | int pkey_table_len; | |
938fe83c | 315 | u8 ext_port_cap; |
c43f1112 | 316 | bool has_smi; |
e126ba97 EC |
317 | }; |
318 | ||
319 | struct mlx5_cmd_mailbox { | |
320 | void *buf; | |
321 | dma_addr_t dma; | |
322 | struct mlx5_cmd_mailbox *next; | |
323 | }; | |
324 | ||
325 | struct mlx5_buf_list { | |
326 | void *buf; | |
327 | dma_addr_t map; | |
328 | }; | |
329 | ||
330 | struct mlx5_buf { | |
331 | struct mlx5_buf_list direct; | |
e126ba97 | 332 | int npages; |
e126ba97 | 333 | int size; |
f241e749 | 334 | u8 page_shift; |
e126ba97 EC |
335 | }; |
336 | ||
1c1b5228 TT |
337 | struct mlx5_frag_buf { |
338 | struct mlx5_buf_list *frags; | |
339 | int npages; | |
340 | int size; | |
341 | u8 page_shift; | |
342 | }; | |
343 | ||
94c6825e MB |
344 | struct mlx5_eq_tasklet { |
345 | struct list_head list; | |
346 | struct list_head process_list; | |
347 | struct tasklet_struct task; | |
348 | /* lock on completion tasklet list */ | |
349 | spinlock_t lock; | |
350 | }; | |
351 | ||
d9aaed83 AK |
352 | struct mlx5_eq_pagefault { |
353 | struct work_struct work; | |
354 | /* Pagefaults lock */ | |
355 | spinlock_t lock; | |
356 | struct workqueue_struct *wq; | |
357 | mempool_t *pool; | |
358 | }; | |
359 | ||
e126ba97 EC |
360 | struct mlx5_eq { |
361 | struct mlx5_core_dev *dev; | |
362 | __be32 __iomem *doorbell; | |
363 | u32 cons_index; | |
364 | struct mlx5_buf buf; | |
365 | int size; | |
0b6e26ce | 366 | unsigned int irqn; |
e126ba97 EC |
367 | u8 eqn; |
368 | int nent; | |
369 | u64 mask; | |
e126ba97 EC |
370 | struct list_head list; |
371 | int index; | |
372 | struct mlx5_rsc_debug *dbg; | |
d9aaed83 AK |
373 | enum mlx5_eq_type type; |
374 | union { | |
375 | struct mlx5_eq_tasklet tasklet_ctx; | |
376 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING | |
377 | struct mlx5_eq_pagefault pf_ctx; | |
378 | #endif | |
379 | }; | |
e126ba97 EC |
380 | }; |
381 | ||
3121e3c4 SG |
382 | struct mlx5_core_psv { |
383 | u32 psv_idx; | |
384 | struct psv_layout { | |
385 | u32 pd; | |
386 | u16 syndrome; | |
387 | u16 reserved; | |
388 | u16 bg; | |
389 | u16 app_tag; | |
390 | u32 ref_tag; | |
391 | } psv; | |
392 | }; | |
393 | ||
394 | struct mlx5_core_sig_ctx { | |
395 | struct mlx5_core_psv psv_memory; | |
396 | struct mlx5_core_psv psv_wire; | |
d5436ba0 SG |
397 | struct ib_sig_err err_item; |
398 | bool sig_status_checked; | |
399 | bool sig_err_exists; | |
400 | u32 sigerr_count; | |
3121e3c4 | 401 | }; |
e126ba97 | 402 | |
aa8e08d2 AK |
403 | enum { |
404 | MLX5_MKEY_MR = 1, | |
405 | MLX5_MKEY_MW, | |
406 | }; | |
407 | ||
a606b0f6 | 408 | struct mlx5_core_mkey { |
e126ba97 EC |
409 | u64 iova; |
410 | u64 size; | |
411 | u32 key; | |
412 | u32 pd; | |
aa8e08d2 | 413 | u32 type; |
e126ba97 EC |
414 | }; |
415 | ||
d9aaed83 AK |
416 | #define MLX5_24BIT_MASK ((1 << 24) - 1) |
417 | ||
5903325a | 418 | enum mlx5_res_type { |
e2013b21 | 419 | MLX5_RES_QP = MLX5_EVENT_QUEUE_TYPE_QP, |
420 | MLX5_RES_RQ = MLX5_EVENT_QUEUE_TYPE_RQ, | |
421 | MLX5_RES_SQ = MLX5_EVENT_QUEUE_TYPE_SQ, | |
422 | MLX5_RES_SRQ = 3, | |
423 | MLX5_RES_XSRQ = 4, | |
5b3ec3fc | 424 | MLX5_RES_XRQ = 5, |
5903325a EC |
425 | }; |
426 | ||
427 | struct mlx5_core_rsc_common { | |
428 | enum mlx5_res_type res; | |
429 | atomic_t refcount; | |
430 | struct completion free; | |
431 | }; | |
432 | ||
e126ba97 | 433 | struct mlx5_core_srq { |
01949d01 | 434 | struct mlx5_core_rsc_common common; /* must be first */ |
e126ba97 EC |
435 | u32 srqn; |
436 | int max; | |
437 | int max_gs; | |
438 | int max_avail_gather; | |
439 | int wqe_shift; | |
440 | void (*event) (struct mlx5_core_srq *, enum mlx5_event); | |
441 | ||
442 | atomic_t refcount; | |
443 | struct completion free; | |
444 | }; | |
445 | ||
446 | struct mlx5_eq_table { | |
447 | void __iomem *update_ci; | |
448 | void __iomem *update_arm_ci; | |
233d05d2 | 449 | struct list_head comp_eqs_list; |
e126ba97 EC |
450 | struct mlx5_eq pages_eq; |
451 | struct mlx5_eq async_eq; | |
452 | struct mlx5_eq cmd_eq; | |
d9aaed83 AK |
453 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
454 | struct mlx5_eq pfault_eq; | |
455 | #endif | |
e126ba97 EC |
456 | int num_comp_vectors; |
457 | /* protect EQs list | |
458 | */ | |
459 | spinlock_t lock; | |
460 | }; | |
461 | ||
a6d51b68 | 462 | struct mlx5_uars_page { |
e126ba97 | 463 | void __iomem *map; |
a6d51b68 EC |
464 | bool wc; |
465 | u32 index; | |
466 | struct list_head list; | |
467 | unsigned int bfregs; | |
468 | unsigned long *reg_bitmap; /* for non fast path bf regs */ | |
469 | unsigned long *fp_bitmap; | |
470 | unsigned int reg_avail; | |
471 | unsigned int fp_avail; | |
472 | struct kref ref_count; | |
473 | struct mlx5_core_dev *mdev; | |
e126ba97 EC |
474 | }; |
475 | ||
a6d51b68 EC |
476 | struct mlx5_bfreg_head { |
477 | /* protect blue flame registers allocations */ | |
478 | struct mutex lock; | |
479 | struct list_head list; | |
480 | }; | |
481 | ||
482 | struct mlx5_bfreg_data { | |
483 | struct mlx5_bfreg_head reg_head; | |
484 | struct mlx5_bfreg_head wc_head; | |
485 | }; | |
486 | ||
487 | struct mlx5_sq_bfreg { | |
488 | void __iomem *map; | |
489 | struct mlx5_uars_page *up; | |
490 | bool wc; | |
491 | u32 index; | |
492 | unsigned int offset; | |
493 | }; | |
e126ba97 EC |
494 | |
495 | struct mlx5_core_health { | |
496 | struct health_buffer __iomem *health; | |
497 | __be32 __iomem *health_counter; | |
498 | struct timer_list timer; | |
e126ba97 EC |
499 | u32 prev; |
500 | int miss_counter; | |
fd76ee4d | 501 | bool sick; |
05ac2c0b MHY |
502 | /* wq spinlock to synchronize draining */ |
503 | spinlock_t wq_lock; | |
ac6ea6e8 | 504 | struct workqueue_struct *wq; |
05ac2c0b | 505 | unsigned long flags; |
ac6ea6e8 | 506 | struct work_struct work; |
04c0c1ab | 507 | struct delayed_work recover_work; |
e126ba97 EC |
508 | }; |
509 | ||
510 | struct mlx5_cq_table { | |
511 | /* protect radix tree | |
512 | */ | |
513 | spinlock_t lock; | |
514 | struct radix_tree_root tree; | |
515 | }; | |
516 | ||
517 | struct mlx5_qp_table { | |
518 | /* protect radix tree | |
519 | */ | |
520 | spinlock_t lock; | |
521 | struct radix_tree_root tree; | |
522 | }; | |
523 | ||
524 | struct mlx5_srq_table { | |
525 | /* protect radix tree | |
526 | */ | |
527 | spinlock_t lock; | |
528 | struct radix_tree_root tree; | |
529 | }; | |
530 | ||
a606b0f6 | 531 | struct mlx5_mkey_table { |
3bcdb17a SG |
532 | /* protect radix tree |
533 | */ | |
534 | rwlock_t lock; | |
535 | struct radix_tree_root tree; | |
536 | }; | |
537 | ||
fc50db98 EC |
538 | struct mlx5_vf_context { |
539 | int enabled; | |
7ecf6d8f BW |
540 | u64 port_guid; |
541 | u64 node_guid; | |
542 | enum port_state_policy policy; | |
fc50db98 EC |
543 | }; |
544 | ||
545 | struct mlx5_core_sriov { | |
546 | struct mlx5_vf_context *vfs_ctx; | |
547 | int num_vfs; | |
548 | int enabled_vfs; | |
549 | }; | |
550 | ||
db058a18 | 551 | struct mlx5_irq_info { |
db058a18 SM |
552 | char name[MLX5_MAX_IRQ_NAME]; |
553 | }; | |
554 | ||
43a335e0 | 555 | struct mlx5_fc_stats { |
29cc6679 | 556 | struct rb_root counters; |
43a335e0 AV |
557 | struct list_head addlist; |
558 | /* protect addlist add/splice operations */ | |
559 | spinlock_t addlist_lock; | |
560 | ||
561 | struct workqueue_struct *wq; | |
562 | struct delayed_work work; | |
563 | unsigned long next_query; | |
f6dfb4c3 | 564 | unsigned long sampling_interval; /* jiffies */ |
43a335e0 AV |
565 | }; |
566 | ||
eeb66cdb | 567 | struct mlx5_mpfs; |
073bb189 | 568 | struct mlx5_eswitch; |
7907f23a | 569 | struct mlx5_lag; |
d9aaed83 | 570 | struct mlx5_pagefault; |
073bb189 | 571 | |
1466cc5b YP |
572 | struct mlx5_rl_entry { |
573 | u32 rate; | |
574 | u16 index; | |
575 | u16 refcount; | |
576 | }; | |
577 | ||
578 | struct mlx5_rl_table { | |
579 | /* protect rate limit table */ | |
580 | struct mutex rl_lock; | |
581 | u16 max_size; | |
582 | u32 max_rate; | |
583 | u32 min_rate; | |
584 | struct mlx5_rl_entry *rl_entry; | |
585 | }; | |
586 | ||
d4eb4cd7 HN |
587 | enum port_module_event_status_type { |
588 | MLX5_MODULE_STATUS_PLUGGED = 0x1, | |
589 | MLX5_MODULE_STATUS_UNPLUGGED = 0x2, | |
590 | MLX5_MODULE_STATUS_ERROR = 0x3, | |
591 | MLX5_MODULE_STATUS_NUM = 0x3, | |
592 | }; | |
593 | ||
594 | enum port_module_event_error_type { | |
595 | MLX5_MODULE_EVENT_ERROR_POWER_BUDGET_EXCEEDED, | |
596 | MLX5_MODULE_EVENT_ERROR_LONG_RANGE_FOR_NON_MLNX_CABLE_MODULE, | |
597 | MLX5_MODULE_EVENT_ERROR_BUS_STUCK, | |
598 | MLX5_MODULE_EVENT_ERROR_NO_EEPROM_RETRY_TIMEOUT, | |
599 | MLX5_MODULE_EVENT_ERROR_ENFORCE_PART_NUMBER_LIST, | |
600 | MLX5_MODULE_EVENT_ERROR_UNKNOWN_IDENTIFIER, | |
601 | MLX5_MODULE_EVENT_ERROR_HIGH_TEMPERATURE, | |
602 | MLX5_MODULE_EVENT_ERROR_BAD_CABLE, | |
603 | MLX5_MODULE_EVENT_ERROR_UNKNOWN, | |
604 | MLX5_MODULE_EVENT_ERROR_NUM, | |
605 | }; | |
606 | ||
607 | struct mlx5_port_module_event_stats { | |
608 | u64 status_counters[MLX5_MODULE_STATUS_NUM]; | |
609 | u64 error_counters[MLX5_MODULE_EVENT_ERROR_NUM]; | |
610 | }; | |
611 | ||
e126ba97 EC |
612 | struct mlx5_priv { |
613 | char name[MLX5_MAX_NAME_LEN]; | |
614 | struct mlx5_eq_table eq_table; | |
db058a18 | 615 | struct mlx5_irq_info *irq_info; |
e126ba97 EC |
616 | |
617 | /* pages stuff */ | |
618 | struct workqueue_struct *pg_wq; | |
619 | struct rb_root page_root; | |
620 | int fw_pages; | |
6aec21f6 | 621 | atomic_t reg_pages; |
bf0bf77f | 622 | struct list_head free_list; |
fc50db98 | 623 | int vfs_pages; |
e126ba97 EC |
624 | |
625 | struct mlx5_core_health health; | |
626 | ||
627 | struct mlx5_srq_table srq_table; | |
628 | ||
629 | /* start: qp staff */ | |
630 | struct mlx5_qp_table qp_table; | |
631 | struct dentry *qp_debugfs; | |
632 | struct dentry *eq_debugfs; | |
633 | struct dentry *cq_debugfs; | |
634 | struct dentry *cmdif_debugfs; | |
635 | /* end: qp staff */ | |
636 | ||
637 | /* start: cq staff */ | |
638 | struct mlx5_cq_table cq_table; | |
639 | /* end: cq staff */ | |
640 | ||
a606b0f6 MB |
641 | /* start: mkey staff */ |
642 | struct mlx5_mkey_table mkey_table; | |
643 | /* end: mkey staff */ | |
3bcdb17a | 644 | |
e126ba97 | 645 | /* start: alloc staff */ |
311c7c71 SM |
646 | /* protect buffer alocation according to numa node */ |
647 | struct mutex alloc_mutex; | |
648 | int numa_node; | |
649 | ||
e126ba97 EC |
650 | struct mutex pgdir_mutex; |
651 | struct list_head pgdir_list; | |
652 | /* end: alloc staff */ | |
653 | struct dentry *dbg_root; | |
654 | ||
655 | /* protect mkey key part */ | |
656 | spinlock_t mkey_lock; | |
657 | u8 mkey_key; | |
9603b61d JM |
658 | |
659 | struct list_head dev_list; | |
660 | struct list_head ctx_list; | |
661 | spinlock_t ctx_lock; | |
073bb189 | 662 | |
97834eba ES |
663 | struct list_head waiting_events_list; |
664 | bool is_accum_events; | |
665 | ||
fba53f7b | 666 | struct mlx5_flow_steering *steering; |
eeb66cdb | 667 | struct mlx5_mpfs *mpfs; |
073bb189 | 668 | struct mlx5_eswitch *eswitch; |
fc50db98 | 669 | struct mlx5_core_sriov sriov; |
7907f23a | 670 | struct mlx5_lag *lag; |
fc50db98 | 671 | unsigned long pci_dev_data; |
43a335e0 | 672 | struct mlx5_fc_stats fc_stats; |
1466cc5b | 673 | struct mlx5_rl_table rl_table; |
d4eb4cd7 HN |
674 | |
675 | struct mlx5_port_module_event_stats pme_stats; | |
d9aaed83 AK |
676 | |
677 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING | |
678 | void (*pfault)(struct mlx5_core_dev *dev, | |
679 | void *context, | |
680 | struct mlx5_pagefault *pfault); | |
681 | void *pfault_ctx; | |
682 | struct srcu_struct pfault_srcu; | |
683 | #endif | |
a6d51b68 | 684 | struct mlx5_bfreg_data bfregs; |
01187175 | 685 | struct mlx5_uars_page *uar; |
e126ba97 EC |
686 | }; |
687 | ||
89d44f0a MD |
688 | enum mlx5_device_state { |
689 | MLX5_DEVICE_STATE_UP, | |
690 | MLX5_DEVICE_STATE_INTERNAL_ERROR, | |
691 | }; | |
692 | ||
693 | enum mlx5_interface_state { | |
b3cb5388 | 694 | MLX5_INTERFACE_STATE_UP = BIT(0), |
89d44f0a MD |
695 | }; |
696 | ||
697 | enum mlx5_pci_status { | |
698 | MLX5_PCI_STATUS_DISABLED, | |
699 | MLX5_PCI_STATUS_ENABLED, | |
700 | }; | |
701 | ||
d9aaed83 AK |
702 | enum mlx5_pagefault_type_flags { |
703 | MLX5_PFAULT_REQUESTOR = 1 << 0, | |
704 | MLX5_PFAULT_WRITE = 1 << 1, | |
705 | MLX5_PFAULT_RDMA = 1 << 2, | |
706 | }; | |
707 | ||
708 | /* Contains the details of a pagefault. */ | |
709 | struct mlx5_pagefault { | |
710 | u32 bytes_committed; | |
711 | u32 token; | |
712 | u8 event_subtype; | |
713 | u8 type; | |
714 | union { | |
715 | /* Initiator or send message responder pagefault details. */ | |
716 | struct { | |
717 | /* Received packet size, only valid for responders. */ | |
718 | u32 packet_size; | |
719 | /* | |
720 | * Number of resource holding WQE, depends on type. | |
721 | */ | |
722 | u32 wq_num; | |
723 | /* | |
724 | * WQE index. Refers to either the send queue or | |
725 | * receive queue, according to event_subtype. | |
726 | */ | |
727 | u16 wqe_index; | |
728 | } wqe; | |
729 | /* RDMA responder pagefault details */ | |
730 | struct { | |
731 | u32 r_key; | |
732 | /* | |
733 | * Received packet size, minimal size page fault | |
734 | * resolution required for forward progress. | |
735 | */ | |
736 | u32 packet_size; | |
737 | u32 rdma_op_len; | |
738 | u64 rdma_va; | |
739 | } rdma; | |
740 | }; | |
741 | ||
742 | struct mlx5_eq *eq; | |
743 | struct work_struct work; | |
744 | }; | |
745 | ||
b50d292b HHZ |
746 | struct mlx5_td { |
747 | struct list_head tirs_list; | |
748 | u32 tdn; | |
749 | }; | |
750 | ||
751 | struct mlx5e_resources { | |
b50d292b HHZ |
752 | u32 pdn; |
753 | struct mlx5_td td; | |
754 | struct mlx5_core_mkey mkey; | |
aff26157 | 755 | struct mlx5_sq_bfreg bfreg; |
b50d292b HHZ |
756 | }; |
757 | ||
52ec462e IT |
758 | #define MLX5_MAX_RESERVED_GIDS 8 |
759 | ||
760 | struct mlx5_rsvd_gids { | |
761 | unsigned int start; | |
762 | unsigned int count; | |
763 | struct ida ida; | |
764 | }; | |
765 | ||
7c39afb3 FD |
766 | #define MAX_PIN_NUM 8 |
767 | struct mlx5_pps { | |
768 | u8 pin_caps[MAX_PIN_NUM]; | |
769 | struct work_struct out_work; | |
770 | u64 start[MAX_PIN_NUM]; | |
771 | u8 enabled; | |
772 | }; | |
773 | ||
774 | struct mlx5_clock { | |
775 | rwlock_t lock; | |
776 | struct cyclecounter cycles; | |
777 | struct timecounter tc; | |
778 | struct hwtstamp_config hwtstamp_config; | |
779 | u32 nominal_c_mult; | |
780 | unsigned long overflow_period; | |
781 | struct delayed_work overflow_work; | |
782 | struct ptp_clock *ptp; | |
783 | struct ptp_clock_info ptp_info; | |
784 | struct mlx5_pps pps_info; | |
785 | }; | |
786 | ||
e126ba97 EC |
787 | struct mlx5_core_dev { |
788 | struct pci_dev *pdev; | |
89d44f0a MD |
789 | /* sync pci state */ |
790 | struct mutex pci_status_mutex; | |
791 | enum mlx5_pci_status pci_status; | |
e126ba97 EC |
792 | u8 rev_id; |
793 | char board_id[MLX5_BOARD_ID_LEN]; | |
794 | struct mlx5_cmd cmd; | |
938fe83c | 795 | struct mlx5_port_caps port_caps[MLX5_MAX_PORTS]; |
71862561 | 796 | struct { |
701052c5 GP |
797 | u32 hca_cur[MLX5_CAP_NUM][MLX5_UN_SZ_DW(hca_cap_union)]; |
798 | u32 hca_max[MLX5_CAP_NUM][MLX5_UN_SZ_DW(hca_cap_union)]; | |
71862561 GP |
799 | u32 pcam[MLX5_ST_SZ_DW(pcam_reg)]; |
800 | u32 mcam[MLX5_ST_SZ_DW(mcam_reg)]; | |
99d3cd27 | 801 | u32 fpga[MLX5_ST_SZ_DW(fpga_cap)]; |
c02762eb | 802 | u32 qcam[MLX5_ST_SZ_DW(qcam_reg)]; |
71862561 | 803 | } caps; |
e126ba97 EC |
804 | phys_addr_t iseg_base; |
805 | struct mlx5_init_seg __iomem *iseg; | |
89d44f0a MD |
806 | enum mlx5_device_state state; |
807 | /* sync interface state */ | |
808 | struct mutex intf_state_mutex; | |
5fc7197d | 809 | unsigned long intf_state; |
e126ba97 EC |
810 | void (*event) (struct mlx5_core_dev *dev, |
811 | enum mlx5_dev_event event, | |
4d2f9bbb | 812 | unsigned long param); |
e126ba97 EC |
813 | struct mlx5_priv priv; |
814 | struct mlx5_profile *profile; | |
815 | atomic_t num_qps; | |
f62b8bb8 | 816 | u32 issi; |
b50d292b | 817 | struct mlx5e_resources mlx5e_res; |
52ec462e IT |
818 | struct { |
819 | struct mlx5_rsvd_gids reserved_gids; | |
a6f7d2af | 820 | atomic_t roce_en; |
52ec462e | 821 | } roce; |
e29341fb IT |
822 | #ifdef CONFIG_MLX5_FPGA |
823 | struct mlx5_fpga_device *fpga; | |
824 | #endif | |
5a7b27eb MG |
825 | #ifdef CONFIG_RFS_ACCEL |
826 | struct cpu_rmap *rmap; | |
827 | #endif | |
7c39afb3 | 828 | struct mlx5_clock clock; |
e126ba97 EC |
829 | }; |
830 | ||
831 | struct mlx5_db { | |
832 | __be32 *db; | |
833 | union { | |
834 | struct mlx5_db_pgdir *pgdir; | |
835 | struct mlx5_ib_user_db_page *user_page; | |
836 | } u; | |
837 | dma_addr_t dma; | |
838 | int index; | |
839 | }; | |
840 | ||
e126ba97 EC |
841 | enum { |
842 | MLX5_COMP_EQ_SIZE = 1024, | |
843 | }; | |
844 | ||
adb0c954 SM |
845 | enum { |
846 | MLX5_PTYS_IB = 1 << 0, | |
847 | MLX5_PTYS_EN = 1 << 2, | |
848 | }; | |
849 | ||
e126ba97 EC |
850 | typedef void (*mlx5_cmd_cbk_t)(int status, void *context); |
851 | ||
73dd3a48 MHY |
852 | enum { |
853 | MLX5_CMD_ENT_STATE_PENDING_COMP, | |
854 | }; | |
855 | ||
e126ba97 | 856 | struct mlx5_cmd_work_ent { |
73dd3a48 | 857 | unsigned long state; |
e126ba97 EC |
858 | struct mlx5_cmd_msg *in; |
859 | struct mlx5_cmd_msg *out; | |
746b5583 EC |
860 | void *uout; |
861 | int uout_size; | |
e126ba97 | 862 | mlx5_cmd_cbk_t callback; |
65ee6708 | 863 | struct delayed_work cb_timeout_work; |
e126ba97 | 864 | void *context; |
746b5583 | 865 | int idx; |
e126ba97 EC |
866 | struct completion done; |
867 | struct mlx5_cmd *cmd; | |
868 | struct work_struct work; | |
869 | struct mlx5_cmd_layout *lay; | |
870 | int ret; | |
871 | int page_queue; | |
872 | u8 status; | |
873 | u8 token; | |
14a70046 TG |
874 | u64 ts1; |
875 | u64 ts2; | |
746b5583 | 876 | u16 op; |
4525abea | 877 | bool polling; |
e126ba97 EC |
878 | }; |
879 | ||
880 | struct mlx5_pas { | |
881 | u64 pa; | |
882 | u8 log_sz; | |
883 | }; | |
884 | ||
707c4602 MD |
885 | enum phy_port_state { |
886 | MLX5_AAA_111 | |
887 | }; | |
888 | ||
889 | struct mlx5_hca_vport_context { | |
890 | u32 field_select; | |
891 | bool sm_virt_aware; | |
892 | bool has_smi; | |
893 | bool has_raw; | |
894 | enum port_state_policy policy; | |
895 | enum phy_port_state phys_state; | |
896 | enum ib_port_state vport_state; | |
897 | u8 port_physical_state; | |
898 | u64 sys_image_guid; | |
899 | u64 port_guid; | |
900 | u64 node_guid; | |
901 | u32 cap_mask1; | |
902 | u32 cap_mask1_perm; | |
903 | u32 cap_mask2; | |
904 | u32 cap_mask2_perm; | |
905 | u16 lid; | |
906 | u8 init_type_reply; /* bitmask: see ib spec 14.2.5.6 InitTypeReply */ | |
907 | u8 lmc; | |
908 | u8 subnet_timeout; | |
909 | u16 sm_lid; | |
910 | u8 sm_sl; | |
911 | u16 qkey_violation_counter; | |
912 | u16 pkey_violation_counter; | |
913 | bool grh_required; | |
914 | }; | |
915 | ||
e126ba97 EC |
916 | static inline void *mlx5_buf_offset(struct mlx5_buf *buf, int offset) |
917 | { | |
e126ba97 | 918 | return buf->direct.buf + offset; |
e126ba97 EC |
919 | } |
920 | ||
e126ba97 EC |
921 | #define STRUCT_FIELD(header, field) \ |
922 | .struct_offset_bytes = offsetof(struct ib_unpacked_ ## header, field), \ | |
923 | .struct_size_bytes = sizeof((struct ib_unpacked_ ## header *)0)->field | |
924 | ||
e126ba97 EC |
925 | static inline struct mlx5_core_dev *pci2mlx5_core_dev(struct pci_dev *pdev) |
926 | { | |
927 | return pci_get_drvdata(pdev); | |
928 | } | |
929 | ||
930 | extern struct dentry *mlx5_debugfs_root; | |
931 | ||
932 | static inline u16 fw_rev_maj(struct mlx5_core_dev *dev) | |
933 | { | |
934 | return ioread32be(&dev->iseg->fw_rev) & 0xffff; | |
935 | } | |
936 | ||
937 | static inline u16 fw_rev_min(struct mlx5_core_dev *dev) | |
938 | { | |
939 | return ioread32be(&dev->iseg->fw_rev) >> 16; | |
940 | } | |
941 | ||
942 | static inline u16 fw_rev_sub(struct mlx5_core_dev *dev) | |
943 | { | |
944 | return ioread32be(&dev->iseg->cmdif_rev_fw_sub) & 0xffff; | |
945 | } | |
946 | ||
947 | static inline u16 cmdif_rev(struct mlx5_core_dev *dev) | |
948 | { | |
949 | return ioread32be(&dev->iseg->cmdif_rev_fw_sub) >> 16; | |
950 | } | |
951 | ||
3bcdb17a SG |
952 | static inline u32 mlx5_base_mkey(const u32 key) |
953 | { | |
954 | return key & 0xffffff00u; | |
955 | } | |
956 | ||
e126ba97 EC |
957 | int mlx5_cmd_init(struct mlx5_core_dev *dev); |
958 | void mlx5_cmd_cleanup(struct mlx5_core_dev *dev); | |
959 | void mlx5_cmd_use_events(struct mlx5_core_dev *dev); | |
960 | void mlx5_cmd_use_polling(struct mlx5_core_dev *dev); | |
c4f287c4 | 961 | |
e126ba97 EC |
962 | int mlx5_cmd_exec(struct mlx5_core_dev *dev, void *in, int in_size, void *out, |
963 | int out_size); | |
746b5583 EC |
964 | int mlx5_cmd_exec_cb(struct mlx5_core_dev *dev, void *in, int in_size, |
965 | void *out, int out_size, mlx5_cmd_cbk_t callback, | |
966 | void *context); | |
4525abea MD |
967 | int mlx5_cmd_exec_polling(struct mlx5_core_dev *dev, void *in, int in_size, |
968 | void *out, int out_size); | |
c4f287c4 SM |
969 | void mlx5_cmd_mbox_status(void *out, u8 *status, u32 *syndrome); |
970 | ||
971 | int mlx5_core_get_caps(struct mlx5_core_dev *dev, enum mlx5_cap_type cap_type); | |
e126ba97 EC |
972 | int mlx5_cmd_alloc_uar(struct mlx5_core_dev *dev, u32 *uarn); |
973 | int mlx5_cmd_free_uar(struct mlx5_core_dev *dev, u32 uarn); | |
ac6ea6e8 EC |
974 | void mlx5_health_cleanup(struct mlx5_core_dev *dev); |
975 | int mlx5_health_init(struct mlx5_core_dev *dev); | |
e126ba97 EC |
976 | void mlx5_start_health_poll(struct mlx5_core_dev *dev); |
977 | void mlx5_stop_health_poll(struct mlx5_core_dev *dev); | |
05ac2c0b | 978 | void mlx5_drain_health_wq(struct mlx5_core_dev *dev); |
0179720d | 979 | void mlx5_trigger_health_work(struct mlx5_core_dev *dev); |
2a0165a0 | 980 | void mlx5_drain_health_recovery(struct mlx5_core_dev *dev); |
311c7c71 SM |
981 | int mlx5_buf_alloc_node(struct mlx5_core_dev *dev, int size, |
982 | struct mlx5_buf *buf, int node); | |
64ffaa21 | 983 | int mlx5_buf_alloc(struct mlx5_core_dev *dev, int size, struct mlx5_buf *buf); |
e126ba97 | 984 | void mlx5_buf_free(struct mlx5_core_dev *dev, struct mlx5_buf *buf); |
1c1b5228 TT |
985 | int mlx5_frag_buf_alloc_node(struct mlx5_core_dev *dev, int size, |
986 | struct mlx5_frag_buf *buf, int node); | |
987 | void mlx5_frag_buf_free(struct mlx5_core_dev *dev, struct mlx5_frag_buf *buf); | |
e126ba97 EC |
988 | struct mlx5_cmd_mailbox *mlx5_alloc_cmd_mailbox_chain(struct mlx5_core_dev *dev, |
989 | gfp_t flags, int npages); | |
990 | void mlx5_free_cmd_mailbox_chain(struct mlx5_core_dev *dev, | |
991 | struct mlx5_cmd_mailbox *head); | |
992 | int mlx5_core_create_srq(struct mlx5_core_dev *dev, struct mlx5_core_srq *srq, | |
af1ba291 | 993 | struct mlx5_srq_attr *in); |
e126ba97 EC |
994 | int mlx5_core_destroy_srq(struct mlx5_core_dev *dev, struct mlx5_core_srq *srq); |
995 | int mlx5_core_query_srq(struct mlx5_core_dev *dev, struct mlx5_core_srq *srq, | |
af1ba291 | 996 | struct mlx5_srq_attr *out); |
e126ba97 EC |
997 | int mlx5_core_arm_srq(struct mlx5_core_dev *dev, struct mlx5_core_srq *srq, |
998 | u16 lwm, int is_srq); | |
a606b0f6 MB |
999 | void mlx5_init_mkey_table(struct mlx5_core_dev *dev); |
1000 | void mlx5_cleanup_mkey_table(struct mlx5_core_dev *dev); | |
ec22eb53 SM |
1001 | int mlx5_core_create_mkey_cb(struct mlx5_core_dev *dev, |
1002 | struct mlx5_core_mkey *mkey, | |
1003 | u32 *in, int inlen, | |
1004 | u32 *out, int outlen, | |
1005 | mlx5_cmd_cbk_t callback, void *context); | |
a606b0f6 MB |
1006 | int mlx5_core_create_mkey(struct mlx5_core_dev *dev, |
1007 | struct mlx5_core_mkey *mkey, | |
ec22eb53 | 1008 | u32 *in, int inlen); |
a606b0f6 MB |
1009 | int mlx5_core_destroy_mkey(struct mlx5_core_dev *dev, |
1010 | struct mlx5_core_mkey *mkey); | |
1011 | int mlx5_core_query_mkey(struct mlx5_core_dev *dev, struct mlx5_core_mkey *mkey, | |
ec22eb53 | 1012 | u32 *out, int outlen); |
a606b0f6 | 1013 | int mlx5_core_dump_fill_mkey(struct mlx5_core_dev *dev, struct mlx5_core_mkey *_mkey, |
e126ba97 EC |
1014 | u32 *mkey); |
1015 | int mlx5_core_alloc_pd(struct mlx5_core_dev *dev, u32 *pdn); | |
1016 | int mlx5_core_dealloc_pd(struct mlx5_core_dev *dev, u32 pdn); | |
a97e2d86 | 1017 | int mlx5_core_mad_ifc(struct mlx5_core_dev *dev, const void *inb, void *outb, |
f241e749 | 1018 | u16 opmod, u8 port); |
e126ba97 EC |
1019 | void mlx5_pagealloc_init(struct mlx5_core_dev *dev); |
1020 | void mlx5_pagealloc_cleanup(struct mlx5_core_dev *dev); | |
1021 | int mlx5_pagealloc_start(struct mlx5_core_dev *dev); | |
1022 | void mlx5_pagealloc_stop(struct mlx5_core_dev *dev); | |
1023 | void mlx5_core_req_pages_handler(struct mlx5_core_dev *dev, u16 func_id, | |
0a324f31 | 1024 | s32 npages); |
cd23b14b | 1025 | int mlx5_satisfy_startup_pages(struct mlx5_core_dev *dev, int boot); |
e126ba97 EC |
1026 | int mlx5_reclaim_startup_pages(struct mlx5_core_dev *dev); |
1027 | void mlx5_register_debugfs(void); | |
1028 | void mlx5_unregister_debugfs(void); | |
1029 | int mlx5_eq_init(struct mlx5_core_dev *dev); | |
1030 | void mlx5_eq_cleanup(struct mlx5_core_dev *dev); | |
1031 | void mlx5_fill_page_array(struct mlx5_buf *buf, __be64 *pas); | |
1c1b5228 | 1032 | void mlx5_fill_page_frag_array(struct mlx5_frag_buf *frag_buf, __be64 *pas); |
e126ba97 | 1033 | void mlx5_cq_completion(struct mlx5_core_dev *dev, u32 cqn); |
5903325a | 1034 | void mlx5_rsc_event(struct mlx5_core_dev *dev, u32 rsn, int event_type); |
e126ba97 EC |
1035 | void mlx5_srq_event(struct mlx5_core_dev *dev, u32 srqn, int event_type); |
1036 | struct mlx5_core_srq *mlx5_core_get_srq(struct mlx5_core_dev *dev, u32 srqn); | |
73dd3a48 | 1037 | void mlx5_cmd_comp_handler(struct mlx5_core_dev *dev, u64 vec, bool forced); |
e126ba97 EC |
1038 | void mlx5_cq_event(struct mlx5_core_dev *dev, u32 cqn, int event_type); |
1039 | int mlx5_create_map_eq(struct mlx5_core_dev *dev, struct mlx5_eq *eq, u8 vecidx, | |
d9aaed83 | 1040 | int nent, u64 mask, const char *name, |
01187175 | 1041 | enum mlx5_eq_type type); |
e126ba97 EC |
1042 | int mlx5_destroy_unmap_eq(struct mlx5_core_dev *dev, struct mlx5_eq *eq); |
1043 | int mlx5_start_eqs(struct mlx5_core_dev *dev); | |
1044 | int mlx5_stop_eqs(struct mlx5_core_dev *dev); | |
0b6e26ce DT |
1045 | int mlx5_vector2eqn(struct mlx5_core_dev *dev, int vector, int *eqn, |
1046 | unsigned int *irqn); | |
e126ba97 EC |
1047 | int mlx5_core_attach_mcg(struct mlx5_core_dev *dev, union ib_gid *mgid, u32 qpn); |
1048 | int mlx5_core_detach_mcg(struct mlx5_core_dev *dev, union ib_gid *mgid, u32 qpn); | |
1049 | ||
1050 | int mlx5_qp_debugfs_init(struct mlx5_core_dev *dev); | |
1051 | void mlx5_qp_debugfs_cleanup(struct mlx5_core_dev *dev); | |
1052 | int mlx5_core_access_reg(struct mlx5_core_dev *dev, void *data_in, | |
1053 | int size_in, void *data_out, int size_out, | |
1054 | u16 reg_num, int arg, int write); | |
adb0c954 | 1055 | |
e126ba97 EC |
1056 | int mlx5_debug_eq_add(struct mlx5_core_dev *dev, struct mlx5_eq *eq); |
1057 | void mlx5_debug_eq_remove(struct mlx5_core_dev *dev, struct mlx5_eq *eq); | |
1058 | int mlx5_core_eq_query(struct mlx5_core_dev *dev, struct mlx5_eq *eq, | |
73b626c1 | 1059 | u32 *out, int outlen); |
e126ba97 EC |
1060 | int mlx5_eq_debugfs_init(struct mlx5_core_dev *dev); |
1061 | void mlx5_eq_debugfs_cleanup(struct mlx5_core_dev *dev); | |
1062 | int mlx5_cq_debugfs_init(struct mlx5_core_dev *dev); | |
1063 | void mlx5_cq_debugfs_cleanup(struct mlx5_core_dev *dev); | |
1064 | int mlx5_db_alloc(struct mlx5_core_dev *dev, struct mlx5_db *db); | |
311c7c71 SM |
1065 | int mlx5_db_alloc_node(struct mlx5_core_dev *dev, struct mlx5_db *db, |
1066 | int node); | |
e126ba97 EC |
1067 | void mlx5_db_free(struct mlx5_core_dev *dev, struct mlx5_db *db); |
1068 | ||
e126ba97 EC |
1069 | const char *mlx5_command_str(int command); |
1070 | int mlx5_cmdif_debugfs_init(struct mlx5_core_dev *dev); | |
1071 | void mlx5_cmdif_debugfs_cleanup(struct mlx5_core_dev *dev); | |
3121e3c4 SG |
1072 | int mlx5_core_create_psv(struct mlx5_core_dev *dev, u32 pdn, |
1073 | int npsvs, u32 *sig_index); | |
1074 | int mlx5_core_destroy_psv(struct mlx5_core_dev *dev, int psv_num); | |
5903325a | 1075 | void mlx5_core_put_rsc(struct mlx5_core_rsc_common *common); |
e420f0c0 HE |
1076 | int mlx5_query_odp_caps(struct mlx5_core_dev *dev, |
1077 | struct mlx5_odp_caps *odp_caps); | |
1c64bf6f MY |
1078 | int mlx5_core_query_ib_ppcnt(struct mlx5_core_dev *dev, |
1079 | u8 port_num, void *out, size_t sz); | |
d9aaed83 AK |
1080 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
1081 | int mlx5_core_page_fault_resume(struct mlx5_core_dev *dev, u32 token, | |
1082 | u32 wq_num, u8 type, int error); | |
1083 | #endif | |
e126ba97 | 1084 | |
1466cc5b YP |
1085 | int mlx5_init_rl_table(struct mlx5_core_dev *dev); |
1086 | void mlx5_cleanup_rl_table(struct mlx5_core_dev *dev); | |
1087 | int mlx5_rl_add_rate(struct mlx5_core_dev *dev, u32 rate, u16 *index); | |
1088 | void mlx5_rl_remove_rate(struct mlx5_core_dev *dev, u32 rate); | |
1089 | bool mlx5_rl_is_in_range(struct mlx5_core_dev *dev, u32 rate); | |
a6d51b68 EC |
1090 | int mlx5_alloc_bfreg(struct mlx5_core_dev *mdev, struct mlx5_sq_bfreg *bfreg, |
1091 | bool map_wc, bool fast_path); | |
1092 | void mlx5_free_bfreg(struct mlx5_core_dev *mdev, struct mlx5_sq_bfreg *bfreg); | |
1466cc5b | 1093 | |
52ec462e IT |
1094 | unsigned int mlx5_core_reserved_gids_count(struct mlx5_core_dev *dev); |
1095 | int mlx5_core_roce_gid_set(struct mlx5_core_dev *dev, unsigned int index, | |
1096 | u8 roce_version, u8 roce_l3_type, const u8 *gid, | |
1097 | const u8 *mac, bool vlan, u16 vlan_id); | |
1098 | ||
e3297246 EC |
1099 | static inline int fw_initializing(struct mlx5_core_dev *dev) |
1100 | { | |
1101 | return ioread32be(&dev->iseg->initializing) >> 31; | |
1102 | } | |
1103 | ||
e126ba97 EC |
1104 | static inline u32 mlx5_mkey_to_idx(u32 mkey) |
1105 | { | |
1106 | return mkey >> 8; | |
1107 | } | |
1108 | ||
1109 | static inline u32 mlx5_idx_to_mkey(u32 mkey_idx) | |
1110 | { | |
1111 | return mkey_idx << 8; | |
1112 | } | |
1113 | ||
746b5583 EC |
1114 | static inline u8 mlx5_mkey_variant(u32 mkey) |
1115 | { | |
1116 | return mkey & 0xff; | |
1117 | } | |
1118 | ||
e126ba97 EC |
1119 | enum { |
1120 | MLX5_PROF_MASK_QP_SIZE = (u64)1 << 0, | |
c1868b82 | 1121 | MLX5_PROF_MASK_MR_CACHE = (u64)1 << 1, |
e126ba97 EC |
1122 | }; |
1123 | ||
1124 | enum { | |
8b7ff7f3 | 1125 | MR_CACHE_LAST_STD_ENTRY = 20, |
81713d37 AK |
1126 | MLX5_IMR_MTT_CACHE_ENTRY, |
1127 | MLX5_IMR_KSM_CACHE_ENTRY, | |
49780d42 | 1128 | MAX_MR_CACHE_ENTRIES |
e126ba97 EC |
1129 | }; |
1130 | ||
64613d94 SM |
1131 | enum { |
1132 | MLX5_INTERFACE_PROTOCOL_IB = 0, | |
1133 | MLX5_INTERFACE_PROTOCOL_ETH = 1, | |
1134 | }; | |
1135 | ||
9603b61d JM |
1136 | struct mlx5_interface { |
1137 | void * (*add)(struct mlx5_core_dev *dev); | |
1138 | void (*remove)(struct mlx5_core_dev *dev, void *context); | |
737a234b MHY |
1139 | int (*attach)(struct mlx5_core_dev *dev, void *context); |
1140 | void (*detach)(struct mlx5_core_dev *dev, void *context); | |
9603b61d | 1141 | void (*event)(struct mlx5_core_dev *dev, void *context, |
4d2f9bbb | 1142 | enum mlx5_dev_event event, unsigned long param); |
d9aaed83 AK |
1143 | void (*pfault)(struct mlx5_core_dev *dev, |
1144 | void *context, | |
1145 | struct mlx5_pagefault *pfault); | |
64613d94 SM |
1146 | void * (*get_dev)(void *context); |
1147 | int protocol; | |
9603b61d JM |
1148 | struct list_head list; |
1149 | }; | |
1150 | ||
64613d94 | 1151 | void *mlx5_get_protocol_dev(struct mlx5_core_dev *mdev, int protocol); |
9603b61d JM |
1152 | int mlx5_register_interface(struct mlx5_interface *intf); |
1153 | void mlx5_unregister_interface(struct mlx5_interface *intf); | |
211e6c80 | 1154 | int mlx5_core_query_vendor_id(struct mlx5_core_dev *mdev, u32 *vendor_id); |
9603b61d | 1155 | |
3bc34f3b AH |
1156 | int mlx5_cmd_create_vport_lag(struct mlx5_core_dev *dev); |
1157 | int mlx5_cmd_destroy_vport_lag(struct mlx5_core_dev *dev); | |
7907f23a | 1158 | bool mlx5_lag_is_active(struct mlx5_core_dev *dev); |
6a32047a | 1159 | struct net_device *mlx5_lag_get_roce_netdev(struct mlx5_core_dev *dev); |
01187175 EC |
1160 | struct mlx5_uars_page *mlx5_get_uars_page(struct mlx5_core_dev *mdev); |
1161 | void mlx5_put_uars_page(struct mlx5_core_dev *mdev, struct mlx5_uars_page *up); | |
7907f23a | 1162 | |
693dfd5a ES |
1163 | #ifndef CONFIG_MLX5_CORE_IPOIB |
1164 | static inline | |
1165 | struct net_device *mlx5_rdma_netdev_alloc(struct mlx5_core_dev *mdev, | |
1166 | struct ib_device *ibdev, | |
1167 | const char *name, | |
1168 | void (*setup)(struct net_device *)) | |
1169 | { | |
1170 | return ERR_PTR(-EOPNOTSUPP); | |
1171 | } | |
1172 | ||
1173 | static inline void mlx5_rdma_netdev_free(struct net_device *netdev) {} | |
1174 | #else | |
1175 | struct net_device *mlx5_rdma_netdev_alloc(struct mlx5_core_dev *mdev, | |
1176 | struct ib_device *ibdev, | |
1177 | const char *name, | |
1178 | void (*setup)(struct net_device *)); | |
1179 | void mlx5_rdma_netdev_free(struct net_device *netdev); | |
1180 | #endif /* CONFIG_MLX5_CORE_IPOIB */ | |
1181 | ||
e126ba97 EC |
1182 | struct mlx5_profile { |
1183 | u64 mask; | |
f241e749 | 1184 | u8 log_max_qp; |
e126ba97 EC |
1185 | struct { |
1186 | int size; | |
1187 | int limit; | |
1188 | } mr_cache[MAX_MR_CACHE_ENTRIES]; | |
1189 | }; | |
1190 | ||
fc50db98 EC |
1191 | enum { |
1192 | MLX5_PCI_DEV_IS_VF = 1 << 0, | |
1193 | }; | |
1194 | ||
1195 | static inline int mlx5_core_is_pf(struct mlx5_core_dev *dev) | |
1196 | { | |
1197 | return !(dev->priv.pci_dev_data & MLX5_PCI_DEV_IS_VF); | |
1198 | } | |
1199 | ||
707c4602 MD |
1200 | static inline int mlx5_get_gid_table_len(u16 param) |
1201 | { | |
1202 | if (param > 4) { | |
1203 | pr_warn("gid table length is zero\n"); | |
1204 | return 0; | |
1205 | } | |
1206 | ||
1207 | return 8 * (1 << param); | |
1208 | } | |
1209 | ||
1466cc5b YP |
1210 | static inline bool mlx5_rl_is_supported(struct mlx5_core_dev *dev) |
1211 | { | |
1212 | return !!(dev->priv.rl_table.max_size); | |
1213 | } | |
1214 | ||
020446e0 EC |
1215 | enum { |
1216 | MLX5_TRIGGERED_CMD_COMP = (u64)1 << 32, | |
1217 | }; | |
1218 | ||
a435393a SG |
1219 | static inline const struct cpumask * |
1220 | mlx5_get_vector_affinity(struct mlx5_core_dev *dev, int vector) | |
1221 | { | |
1222 | return pci_irq_get_affinity(dev->pdev, MLX5_EQ_VEC_COMP_BASE + vector); | |
1223 | } | |
1224 | ||
e126ba97 | 1225 | #endif /* MLX5_DRIVER_H */ |