projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
dmi: clean-up dmi helper declarations
[linux-2.6-block.git] / drivers / spi / spi_bfin5xx.c
CommitLineData
a5f6abd4 1/*
26fdc1f0 2 * Blackfin On-Chip SPI Driver
a5f6abd4 3 *
131b17d4 4 * Copyright 2004-2007 Analog Devices Inc.
a5f6abd4 5 *
26fdc1f0 6 * Enter bugs at http://blackfin.uclinux.org/
a5f6abd4 7 *
26fdc1f0 8 * Licensed under the GPL-2 or later.
a5f6abd4
WB		 9 */
10
11#include <linux/init.h>
12#include <linux/module.h>
131b17d4 13#include <linux/delay.h>
a5f6abd4 14#include <linux/device.h>
131b17d4 15#include <linux/io.h>
a5f6abd4 16#include <linux/ioport.h>
131b17d4 17#include <linux/irq.h>
a5f6abd4
WB		 18#include <linux/errno.h>
19#include <linux/interrupt.h>
20#include <linux/platform_device.h>
21#include <linux/dma-mapping.h>
22#include <linux/spi/spi.h>
23#include <linux/workqueue.h>
a5f6abd4 24
a5f6abd4 25#include <asm/dma.h>
131b17d4 26#include <asm/portmux.h>
a5f6abd4
WB		 27#include <asm/bfin5xx_spi.h>
28
a32c691d
BW		 29#define DRV_NAME "bfin-spi"
30#define DRV_AUTHOR "Bryan Wu, Luke Yang"
6b1a8028 31#define DRV_DESC "Blackfin BF5xx on-chip SPI Controller Driver"
a32c691d
BW		 32#define DRV_VERSION "1.0"
33
34MODULE_AUTHOR(DRV_AUTHOR);
35MODULE_DESCRIPTION(DRV_DESC);
a5f6abd4
WB		 36MODULE_LICENSE("GPL");
37
bb90eb00 38#define IS_DMA_ALIGNED(x) (((u32)(x)&0x07) == 0)
a5f6abd4 39
bb90eb00
BW		 40#define START_STATE ((void *)0)
41#define RUNNING_STATE ((void *)1)
42#define DONE_STATE ((void *)2)
43#define ERROR_STATE ((void *)-1)
44#define QUEUE_RUNNING 0
45#define QUEUE_STOPPED 1
a5f6abd4
WB		 46
47struct driver_data {
48 /* Driver model hookup */
49 struct platform_device *pdev;
50
51 /* SPI framework hookup */
52 struct spi_master *master;
53
bb90eb00 54 /* Regs base of SPI controller */
f452126c 55 void __iomem *regs_base;
bb90eb00 56
003d9226
BW		 57 /* Pin request list */
58 u16 *pin_req;
59
a5f6abd4
WB		 60 /* BFIN hookup */
61 struct bfin5xx_spi_master *master_info;
62
63 /* Driver message queue */
64 struct workqueue_struct *workqueue;
65 struct work_struct pump_messages;
66 spinlock_t lock;
67 struct list_head queue;
68 int busy;
69 int run;
70
71 /* Message Transfer pump */
72 struct tasklet_struct pump_transfers;
73
74 /* Current message transfer state info */
75 struct spi_message *cur_msg;
76 struct spi_transfer *cur_transfer;
77 struct chip_data *cur_chip;
78 size_t len_in_bytes;
79 size_t len;
80 void *tx;
81 void *tx_end;
82 void *rx;
83 void *rx_end;
bb90eb00
BW		 84
85 /* DMA stuffs */
86 int dma_channel;
a5f6abd4 87 int dma_mapped;
bb90eb00 88 int dma_requested;
a5f6abd4
WB		 89 dma_addr_t rx_dma;
90 dma_addr_t tx_dma;
bb90eb00 91
a5f6abd4
WB		 92 size_t rx_map_len;
93 size_t tx_map_len;
94 u8 n_bytes;
fad91c89 95 int cs_change;
a5f6abd4
WB		 96 void (*write) (struct driver_data *);
97 void (*read) (struct driver_data *);
98 void (*duplex) (struct driver_data *);
99};
100
101struct chip_data {
102 u16 ctl_reg;
103 u16 baud;
104 u16 flag;
105
106 u8 chip_select_num;
107 u8 n_bytes;
88b40369 108 u8 width; /* 0 or 1 */
a5f6abd4
WB		 109 u8 enable_dma;
110 u8 bits_per_word; /* 8 or 16 */
111 u8 cs_change_per_word;
62310e51 112 u16 cs_chg_udelay; /* Some devices require > 255usec delay */
a5f6abd4
WB		 113 void (*write) (struct driver_data *);
114 void (*read) (struct driver_data *);
115 void (*duplex) (struct driver_data *);
116};
117
bb90eb00
BW		 118#define DEFINE_SPI_REG(reg, off) \
119static inline u16 read_##reg(struct driver_data *drv_data) \
120 { return bfin_read16(drv_data->regs_base + off); } \
121static inline void write_##reg(struct driver_data *drv_data, u16 v) \
122 { bfin_write16(drv_data->regs_base + off, v); }
123
124DEFINE_SPI_REG(CTRL, 0x00)
125DEFINE_SPI_REG(FLAG, 0x04)
126DEFINE_SPI_REG(STAT, 0x08)
127DEFINE_SPI_REG(TDBR, 0x0C)
128DEFINE_SPI_REG(RDBR, 0x10)
129DEFINE_SPI_REG(BAUD, 0x14)
130DEFINE_SPI_REG(SHAW, 0x18)
131
88b40369 132static void bfin_spi_enable(struct driver_data *drv_data)
a5f6abd4
WB		 133{
134 u16 cr;
135
bb90eb00
BW		 136 cr = read_CTRL(drv_data);
137 write_CTRL(drv_data, (cr | BIT_CTL_ENABLE));
a5f6abd4
WB		 138}
139
88b40369 140static void bfin_spi_disable(struct driver_data *drv_data)
a5f6abd4
WB		 141{
142 u16 cr;
143
bb90eb00
BW		 144 cr = read_CTRL(drv_data);
145 write_CTRL(drv_data, (cr & (~BIT_CTL_ENABLE)));
a5f6abd4
WB		 146}
147
148/* Caculate the SPI_BAUD register value based on input HZ */
149static u16 hz_to_spi_baud(u32 speed_hz)
150{
151 u_long sclk = get_sclk();
152 u16 spi_baud = (sclk / (2 * speed_hz));
153
154 if ((sclk % (2 * speed_hz)) > 0)
155 spi_baud++;
156
a5f6abd4
WB		 157 return spi_baud;
158}
159
160static int flush(struct driver_data *drv_data)
161{
162 unsigned long limit = loops_per_jiffy << 1;
163
164 /* wait for stop and clear stat */
bb90eb00 165 while (!(read_STAT(drv_data) & BIT_STAT_SPIF) && limit--)
d8c05008 166 cpu_relax();
a5f6abd4 167
bb90eb00 168 write_STAT(drv_data, BIT_STAT_CLR);
a5f6abd4
WB		 169
170 return limit;
171}
172
fad91c89 173/* Chip select operation functions for cs_change flag */
bb90eb00 174static void cs_active(struct driver_data *drv_data, struct chip_data *chip)
fad91c89 175{
bb90eb00 176 u16 flag = read_FLAG(drv_data);
fad91c89
BW		 177
178 flag |= chip->flag;
179 flag &= ~(chip->flag << 8);
180
bb90eb00 181 write_FLAG(drv_data, flag);
fad91c89
BW		 182}
183
bb90eb00 184static void cs_deactive(struct driver_data *drv_data, struct chip_data *chip)
fad91c89 185{
bb90eb00 186 u16 flag = read_FLAG(drv_data);
fad91c89
BW		 187
188 flag |= (chip->flag << 8);
189
bb90eb00 190 write_FLAG(drv_data, flag);
62310e51
BW		 191
192 /* Move delay here for consistency */
193 if (chip->cs_chg_udelay)
194 udelay(chip->cs_chg_udelay);
fad91c89
BW		 195}
196
7c4ef094 197#define MAX_SPI_SSEL 7
5fec5b5a 198
a5f6abd4 199/* stop controller and re-config current chip*/
8d20d0a7 200static void restore_state(struct driver_data *drv_data)
a5f6abd4
WB		 201{
202 struct chip_data *chip = drv_data->cur_chip;
12e17c42 203
a5f6abd4 204 /* Clear status and disable clock */
bb90eb00 205 write_STAT(drv_data, BIT_STAT_CLR);
a5f6abd4 206 bfin_spi_disable(drv_data);
88b40369 207 dev_dbg(&drv_data->pdev->dev, "restoring spi ctl state\n");
a5f6abd4 208
5fec5b5a 209 /* Load the registers */
bb90eb00 210 write_CTRL(drv_data, chip->ctl_reg);
092e1fda 211 write_BAUD(drv_data, chip->baud);
cc487e73
SZ		 212
213 bfin_spi_enable(drv_data);
07612e5f 214 cs_active(drv_data, chip);
a5f6abd4
WB		 215}
216
217/* used to kick off transfer in rx mode */
bb90eb00 218static unsigned short dummy_read(struct driver_data *drv_data)
a5f6abd4
WB		 219{
220 unsigned short tmp;
bb90eb00 221 tmp = read_RDBR(drv_data);
a5f6abd4
WB		 222 return tmp;
223}
224
225static void null_writer(struct driver_data *drv_data)
226{
227 u8 n_bytes = drv_data->n_bytes;
228
229 while (drv_data->tx < drv_data->tx_end) {
bb90eb00
BW		 230 write_TDBR(drv_data, 0);
231 while ((read_STAT(drv_data) & BIT_STAT_TXS))
d8c05008 232 cpu_relax();
a5f6abd4
WB		 233 drv_data->tx += n_bytes;
234 }
235}
236
237static void null_reader(struct driver_data *drv_data)
238{
239 u8 n_bytes = drv_data->n_bytes;
bb90eb00 240 dummy_read(drv_data);
a5f6abd4
WB		 241
242 while (drv_data->rx < drv_data->rx_end) {
bb90eb00 243 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 244 cpu_relax();
bb90eb00 245 dummy_read(drv_data);
a5f6abd4
WB		 246 drv_data->rx += n_bytes;
247 }
248}
249
250static void u8_writer(struct driver_data *drv_data)
251{
131b17d4 252 dev_dbg(&drv_data->pdev->dev,
bb90eb00 253 "cr8-s is 0x%x\n", read_STAT(drv_data));
cc487e73 254
a5f6abd4 255 while (drv_data->tx < drv_data->tx_end) {
bb90eb00
BW		 256 write_TDBR(drv_data, (*(u8 *) (drv_data->tx)));
257 while (read_STAT(drv_data) & BIT_STAT_TXS)
d8c05008 258 cpu_relax();
a5f6abd4
WB		 259 ++drv_data->tx;
260 }
13f3e642
SZ		 261
262 /* poll for SPI completion before return */
263 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
264 cpu_relax();
a5f6abd4
WB		 265}
266
267static void u8_cs_chg_writer(struct driver_data *drv_data)
268{
269 struct chip_data *chip = drv_data->cur_chip;
270
271 while (drv_data->tx < drv_data->tx_end) {
bb90eb00 272 cs_active(drv_data, chip);
a5f6abd4 273
bb90eb00
BW		 274 write_TDBR(drv_data, (*(u8 *) (drv_data->tx)));
275 while (read_STAT(drv_data) & BIT_STAT_TXS)
d8c05008 276 cpu_relax();
e26aa015
BW		 277 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
278 cpu_relax();
62310e51 279
bb90eb00 280 cs_deactive(drv_data, chip);
5fec5b5a 281
a5f6abd4
WB		 282 ++drv_data->tx;
283 }
a5f6abd4
WB		 284}
285
286static void u8_reader(struct driver_data *drv_data)
287{
131b17d4 288 dev_dbg(&drv_data->pdev->dev,
bb90eb00 289 "cr-8 is 0x%x\n", read_STAT(drv_data));
a5f6abd4 290
3f479a65 291 /* poll for SPI completion before start */
bb90eb00 292 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
d8c05008 293 cpu_relax();
3f479a65 294
a5f6abd4 295 /* clear TDBR buffer before read(else it will be shifted out) */
bb90eb00 296 write_TDBR(drv_data, 0xFFFF);
a5f6abd4 297
bb90eb00 298 dummy_read(drv_data);
cc487e73 299
a5f6abd4 300 while (drv_data->rx < drv_data->rx_end - 1) {
bb90eb00 301 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 302 cpu_relax();
bb90eb00 303 *(u8 *) (drv_data->rx) = read_RDBR(drv_data);
a5f6abd4
WB		 304 ++drv_data->rx;
305 }
306
bb90eb00 307 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 308 cpu_relax();
bb90eb00 309 *(u8 *) (drv_data->rx) = read_SHAW(drv_data);
a5f6abd4
WB		 310 ++drv_data->rx;
311}
312
313static void u8_cs_chg_reader(struct driver_data *drv_data)
314{
315 struct chip_data *chip = drv_data->cur_chip;
316
e26aa015
BW		 317 while (drv_data->rx < drv_data->rx_end) {
318 cs_active(drv_data, chip);
319 read_RDBR(drv_data); /* kick off */
a5f6abd4 320
e26aa015
BW		 321 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
322 cpu_relax();
323 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
324 cpu_relax();
cc487e73 325
e26aa015 326 *(u8 *) (drv_data->rx) = read_SHAW(drv_data);
bb90eb00 327 cs_deactive(drv_data, chip);
5fec5b5a 328
a5f6abd4
WB		 329 ++drv_data->rx;
330 }
a5f6abd4
WB		 331}
332
333static void u8_duplex(struct driver_data *drv_data)
334{
335 /* in duplex mode, clk is triggered by writing of TDBR */
336 while (drv_data->rx < drv_data->rx_end) {
bb90eb00 337 write_TDBR(drv_data, (*(u8 *) (drv_data->tx)));
4fd432d9 338 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
d8c05008 339 cpu_relax();
bb90eb00 340 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 341 cpu_relax();
bb90eb00 342 *(u8 *) (drv_data->rx) = read_RDBR(drv_data);
a5f6abd4
WB		 343 ++drv_data->rx;
344 ++drv_data->tx;
345 }
346}
347
348static void u8_cs_chg_duplex(struct driver_data *drv_data)
349{
350 struct chip_data *chip = drv_data->cur_chip;
351
352 while (drv_data->rx < drv_data->rx_end) {
bb90eb00 353 cs_active(drv_data, chip);
5fec5b5a 354
bb90eb00 355 write_TDBR(drv_data, (*(u8 *) (drv_data->tx)));
e26aa015
BW		 356
357 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
d8c05008 358 cpu_relax();
bb90eb00 359 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 360 cpu_relax();
bb90eb00 361 *(u8 *) (drv_data->rx) = read_RDBR(drv_data);
62310e51 362
bb90eb00 363 cs_deactive(drv_data, chip);
5fec5b5a 364
a5f6abd4
WB		 365 ++drv_data->rx;
366 ++drv_data->tx;
367 }
a5f6abd4
WB		 368}
369
370static void u16_writer(struct driver_data *drv_data)
371{
131b17d4 372 dev_dbg(&drv_data->pdev->dev,
bb90eb00 373 "cr16 is 0x%x\n", read_STAT(drv_data));
88b40369 374
a5f6abd4 375 while (drv_data->tx < drv_data->tx_end) {
bb90eb00
BW		 376 write_TDBR(drv_data, (*(u16 *) (drv_data->tx)));
377 while ((read_STAT(drv_data) & BIT_STAT_TXS))
d8c05008 378 cpu_relax();
a5f6abd4
WB		 379 drv_data->tx += 2;
380 }
13f3e642
SZ		 381
382 /* poll for SPI completion before return */
383 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
384 cpu_relax();
a5f6abd4
WB		 385}
386
387static void u16_cs_chg_writer(struct driver_data *drv_data)
388{
389 struct chip_data *chip = drv_data->cur_chip;
390
391 while (drv_data->tx < drv_data->tx_end) {
bb90eb00 392 cs_active(drv_data, chip);
a5f6abd4 393
bb90eb00
BW		 394 write_TDBR(drv_data, (*(u16 *) (drv_data->tx)));
395 while ((read_STAT(drv_data) & BIT_STAT_TXS))
d8c05008 396 cpu_relax();
13f3e642
SZ		 397 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
398 cpu_relax();
62310e51 399
bb90eb00 400 cs_deactive(drv_data, chip);
5fec5b5a 401
a5f6abd4
WB		 402 drv_data->tx += 2;
403 }
a5f6abd4
WB		 404}
405
406static void u16_reader(struct driver_data *drv_data)
407{
88b40369 408 dev_dbg(&drv_data->pdev->dev,
bb90eb00 409 "cr-16 is 0x%x\n", read_STAT(drv_data));
cc487e73 410
3f479a65 411 /* poll for SPI completion before start */
bb90eb00 412 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
d8c05008 413 cpu_relax();
3f479a65 414
cc487e73 415 /* clear TDBR buffer before read(else it will be shifted out) */
bb90eb00 416 write_TDBR(drv_data, 0xFFFF);
cc487e73 417
bb90eb00 418 dummy_read(drv_data);
a5f6abd4
WB		 419
420 while (drv_data->rx < (drv_data->rx_end - 2)) {
bb90eb00 421 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 422 cpu_relax();
bb90eb00 423 *(u16 *) (drv_data->rx) = read_RDBR(drv_data);
a5f6abd4
WB		 424 drv_data->rx += 2;
425 }
426
bb90eb00 427 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 428 cpu_relax();
bb90eb00 429 *(u16 *) (drv_data->rx) = read_SHAW(drv_data);
a5f6abd4
WB		 430 drv_data->rx += 2;
431}
432
433static void u16_cs_chg_reader(struct driver_data *drv_data)
434{
435 struct chip_data *chip = drv_data->cur_chip;
436
3f479a65 437 /* poll for SPI completion before start */
bb90eb00 438 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
d8c05008 439 cpu_relax();
3f479a65 440
cc487e73 441 /* clear TDBR buffer before read(else it will be shifted out) */
bb90eb00 442 write_TDBR(drv_data, 0xFFFF);
a5f6abd4 443
bb90eb00
BW		 444 cs_active(drv_data, chip);
445 dummy_read(drv_data);
cc487e73 446
c3061abb 447 while (drv_data->rx < drv_data->rx_end - 2) {
bb90eb00 448 cs_deactive(drv_data, chip);
5fec5b5a 449
bb90eb00 450 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 451 cpu_relax();
bb90eb00
BW		 452 cs_active(drv_data, chip);
453 *(u16 *) (drv_data->rx) = read_RDBR(drv_data);
a5f6abd4
WB		 454 drv_data->rx += 2;
455 }
bb90eb00 456 cs_deactive(drv_data, chip);
cc487e73 457
bb90eb00 458 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 459 cpu_relax();
bb90eb00 460 *(u16 *) (drv_data->rx) = read_SHAW(drv_data);
cc487e73 461 drv_data->rx += 2;
a5f6abd4
WB		 462}
463
464static void u16_duplex(struct driver_data *drv_data)
465{
466 /* in duplex mode, clk is triggered by writing of TDBR */
467 while (drv_data->tx < drv_data->tx_end) {
bb90eb00 468 write_TDBR(drv_data, (*(u16 *) (drv_data->tx)));
4fd432d9 469 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
d8c05008 470 cpu_relax();
bb90eb00 471 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 472 cpu_relax();
bb90eb00 473 *(u16 *) (drv_data->rx) = read_RDBR(drv_data);
a5f6abd4
WB		 474 drv_data->rx += 2;
475 drv_data->tx += 2;
476 }
477}
478
479static void u16_cs_chg_duplex(struct driver_data *drv_data)
480{
481 struct chip_data *chip = drv_data->cur_chip;
482
483 while (drv_data->tx < drv_data->tx_end) {
bb90eb00 484 cs_active(drv_data, chip);
a5f6abd4 485
bb90eb00 486 write_TDBR(drv_data, (*(u16 *) (drv_data->tx)));
4fd432d9 487 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
d8c05008 488 cpu_relax();
bb90eb00 489 while (!(read_STAT(drv_data) & BIT_STAT_RXS))
d8c05008 490 cpu_relax();
bb90eb00 491 *(u16 *) (drv_data->rx) = read_RDBR(drv_data);
62310e51 492
bb90eb00 493 cs_deactive(drv_data, chip);
5fec5b5a 494
a5f6abd4
WB		 495 drv_data->rx += 2;
496 drv_data->tx += 2;
497 }
a5f6abd4
WB		 498}
499
500/* test if ther is more transfer to be done */
501static void *next_transfer(struct driver_data *drv_data)
502{
503 struct spi_message *msg = drv_data->cur_msg;
504 struct spi_transfer *trans = drv_data->cur_transfer;
505
506 /* Move to next transfer */
507 if (trans->transfer_list.next != &msg->transfers) {
508 drv_data->cur_transfer =
509 list_entry(trans->transfer_list.next,
510 struct spi_transfer, transfer_list);
511 return RUNNING_STATE;
512 } else
513 return DONE_STATE;
514}
515
516/*
517 * caller already set message->status;
518 * dma and pio irqs are blocked give finished message back
519 */
520static void giveback(struct driver_data *drv_data)
521{
fad91c89 522 struct chip_data *chip = drv_data->cur_chip;
a5f6abd4
WB		 523 struct spi_transfer *last_transfer;
524 unsigned long flags;
525 struct spi_message *msg;
526
527 spin_lock_irqsave(&drv_data->lock, flags);
528 msg = drv_data->cur_msg;
529 drv_data->cur_msg = NULL;
530 drv_data->cur_transfer = NULL;
531 drv_data->cur_chip = NULL;
532 queue_work(drv_data->workqueue, &drv_data->pump_messages);
533 spin_unlock_irqrestore(&drv_data->lock, flags);
534
535 last_transfer = list_entry(msg->transfers.prev,
536 struct spi_transfer, transfer_list);
537
538 msg->state = NULL;
539
540 /* disable chip select signal. And not stop spi in autobuffer mode */
541 if (drv_data->tx_dma != 0xFFFF) {
bb90eb00 542 cs_deactive(drv_data, chip);
a5f6abd4
WB		 543 bfin_spi_disable(drv_data);
544 }
545
fad91c89 546 if (!drv_data->cs_change)
bb90eb00 547 cs_deactive(drv_data, chip);
fad91c89 548
a5f6abd4
WB		 549 if (msg->complete)
550 msg->complete(msg->context);
551}
552
88b40369 553static irqreturn_t dma_irq_handler(int irq, void *dev_id)
a5f6abd4 554{
15aafa2f 555 struct driver_data *drv_data = dev_id;
fad91c89 556 struct chip_data *chip = drv_data->cur_chip;
bb90eb00 557 struct spi_message *msg = drv_data->cur_msg;
a5f6abd4 558
88b40369 559 dev_dbg(&drv_data->pdev->dev, "in dma_irq_handler\n");
bb90eb00 560 clear_dma_irqstat(drv_data->dma_channel);
a5f6abd4 561
d6fe89b0 562 /* Wait for DMA to complete */
bb90eb00 563 while (get_dma_curr_irqstat(drv_data->dma_channel) & DMA_RUN)
d8c05008 564 cpu_relax();
d6fe89b0 565
a5f6abd4 566 /*
d6fe89b0
BW		 567 * wait for the last transaction shifted out. HRM states:
568 * at this point there may still be data in the SPI DMA FIFO waiting
569 * to be transmitted ... software needs to poll TXS in the SPI_STAT
570 * register until it goes low for 2 successive reads
a5f6abd4
WB		 571 */
572 if (drv_data->tx != NULL) {
bb90eb00
BW		 573 while ((read_STAT(drv_data) & TXS) ||
574 (read_STAT(drv_data) & TXS))
d8c05008 575 cpu_relax();
a5f6abd4
WB		 576 }
577
bb90eb00 578 while (!(read_STAT(drv_data) & SPIF))
d8c05008 579 cpu_relax();
a5f6abd4 580
a5f6abd4
WB		 581 msg->actual_length += drv_data->len_in_bytes;
582
fad91c89 583 if (drv_data->cs_change)
bb90eb00 584 cs_deactive(drv_data, chip);
fad91c89 585
a5f6abd4
WB		 586 /* Move to next transfer */
587 msg->state = next_transfer(drv_data);
588
589 /* Schedule transfer tasklet */
590 tasklet_schedule(&drv_data->pump_transfers);
591
592 /* free the irq handler before next transfer */
88b40369
BW		 593 dev_dbg(&drv_data->pdev->dev,
594 "disable dma channel irq%d\n",
bb90eb00
BW		 595 drv_data->dma_channel);
596 dma_disable_irq(drv_data->dma_channel);
a5f6abd4
WB		 597
598 return IRQ_HANDLED;
599}
600
601static void pump_transfers(unsigned long data)
602{
603 struct driver_data *drv_data = (struct driver_data *)data;
604 struct spi_message *message = NULL;
605 struct spi_transfer *transfer = NULL;
606 struct spi_transfer *previous = NULL;
607 struct chip_data *chip = NULL;
88b40369
BW		 608 u8 width;
609 u16 cr, dma_width, dma_config;
a5f6abd4
WB		 610 u32 tranf_success = 1;
611
612 /* Get current state information */
613 message = drv_data->cur_msg;
614 transfer = drv_data->cur_transfer;
615 chip = drv_data->cur_chip;
092e1fda 616
a5f6abd4
WB		 617 /*
618 * if msg is error or done, report it back using complete() callback
619 */
620
621 /* Handle for abort */
622 if (message->state == ERROR_STATE) {
623 message->status = -EIO;
624 giveback(drv_data);
625 return;
626 }
627
628 /* Handle end of message */
629 if (message->state == DONE_STATE) {
630 message->status = 0;
631 giveback(drv_data);
632 return;
633 }
634
635 /* Delay if requested at end of transfer */
636 if (message->state == RUNNING_STATE) {
637 previous = list_entry(transfer->transfer_list.prev,
638 struct spi_transfer, transfer_list);
639 if (previous->delay_usecs)
640 udelay(previous->delay_usecs);
641 }
642
643 /* Setup the transfer state based on the type of transfer */
644 if (flush(drv_data) == 0) {
645 dev_err(&drv_data->pdev->dev, "pump_transfers: flush failed\n");
646 message->status = -EIO;
647 giveback(drv_data);
648 return;
649 }
650
651 if (transfer->tx_buf != NULL) {
652 drv_data->tx = (void *)transfer->tx_buf;
653 drv_data->tx_end = drv_data->tx + transfer->len;
88b40369
BW		 654 dev_dbg(&drv_data->pdev->dev, "tx_buf is %p, tx_end is %p\n",
655 transfer->tx_buf, drv_data->tx_end);
a5f6abd4
WB		 656 } else {
657 drv_data->tx = NULL;
658 }
659
660 if (transfer->rx_buf != NULL) {
661 drv_data->rx = transfer->rx_buf;
662 drv_data->rx_end = drv_data->rx + transfer->len;
88b40369
BW		 663 dev_dbg(&drv_data->pdev->dev, "rx_buf is %p, rx_end is %p\n",
664 transfer->rx_buf, drv_data->rx_end);
a5f6abd4
WB		 665 } else {
666 drv_data->rx = NULL;
667 }
668
669 drv_data->rx_dma = transfer->rx_dma;
670 drv_data->tx_dma = transfer->tx_dma;
671 drv_data->len_in_bytes = transfer->len;
fad91c89 672 drv_data->cs_change = transfer->cs_change;
a5f6abd4 673
092e1fda
BW		 674 /* Bits per word setup */
675 switch (transfer->bits_per_word) {
676 case 8:
677 drv_data->n_bytes = 1;
678 width = CFG_SPI_WORDSIZE8;
679 drv_data->read = chip->cs_change_per_word ?
680 u8_cs_chg_reader : u8_reader;
681 drv_data->write = chip->cs_change_per_word ?
682 u8_cs_chg_writer : u8_writer;
683 drv_data->duplex = chip->cs_change_per_word ?
684 u8_cs_chg_duplex : u8_duplex;
685 break;
686
687 case 16:
688 drv_data->n_bytes = 2;
689 width = CFG_SPI_WORDSIZE16;
690 drv_data->read = chip->cs_change_per_word ?
691 u16_cs_chg_reader : u16_reader;
692 drv_data->write = chip->cs_change_per_word ?
693 u16_cs_chg_writer : u16_writer;
694 drv_data->duplex = chip->cs_change_per_word ?
695 u16_cs_chg_duplex : u16_duplex;
696 break;
697
698 default:
699 /* No change, the same as default setting */
700 drv_data->n_bytes = chip->n_bytes;
701 width = chip->width;
702 drv_data->write = drv_data->tx ? chip->write : null_writer;
703 drv_data->read = drv_data->rx ? chip->read : null_reader;
704 drv_data->duplex = chip->duplex ? chip->duplex : null_writer;
705 break;
706 }
707 cr = (read_CTRL(drv_data) & (~BIT_CTL_TIMOD));
708 cr |= (width << 8);
709 write_CTRL(drv_data, cr);
710
a5f6abd4
WB		 711 if (width == CFG_SPI_WORDSIZE16) {
712 drv_data->len = (transfer->len) >> 1;
713 } else {
714 drv_data->len = transfer->len;
715 }
4fb98efa
MF		 716 dev_dbg(&drv_data->pdev->dev,
717 "transfer: drv_data->write is %p, chip->write is %p, null_wr is %p\n",
131b17d4 718 drv_data->write, chip->write, null_writer);
a5f6abd4
WB		 719
720 /* speed and width has been set on per message */
721 message->state = RUNNING_STATE;
722 dma_config = 0;
723
092e1fda
BW		 724 /* Speed setup (surely valid because already checked) */
725 if (transfer->speed_hz)
726 write_BAUD(drv_data, hz_to_spi_baud(transfer->speed_hz));
727 else
728 write_BAUD(drv_data, chip->baud);
729
bb90eb00
BW		 730 write_STAT(drv_data, BIT_STAT_CLR);
731 cr = (read_CTRL(drv_data) & (~BIT_CTL_TIMOD));
732 cs_active(drv_data, chip);
a5f6abd4 733
88b40369
BW		 734 dev_dbg(&drv_data->pdev->dev,
735 "now pumping a transfer: width is %d, len is %d\n",
736 width, transfer->len);
a5f6abd4
WB		 737
738 /*
739 * Try to map dma buffer and do a dma transfer if
740 * successful use different way to r/w according to
741 * drv_data->cur_chip->enable_dma
742 */
743 if (drv_data->cur_chip->enable_dma && drv_data->len > 6) {
744
bb90eb00
BW		 745 disable_dma(drv_data->dma_channel);
746 clear_dma_irqstat(drv_data->dma_channel);
07612e5f 747 bfin_spi_disable(drv_data);
a5f6abd4
WB		 748
749 /* config dma channel */
88b40369 750 dev_dbg(&drv_data->pdev->dev, "doing dma transfer\n");
a5f6abd4 751 if (width == CFG_SPI_WORDSIZE16) {
bb90eb00
BW		 752 set_dma_x_count(drv_data->dma_channel, drv_data->len);
753 set_dma_x_modify(drv_data->dma_channel, 2);
a5f6abd4
WB		 754 dma_width = WDSIZE_16;
755 } else {
bb90eb00
BW		 756 set_dma_x_count(drv_data->dma_channel, drv_data->len);
757 set_dma_x_modify(drv_data->dma_channel, 1);
a5f6abd4
WB		 758 dma_width = WDSIZE_8;
759 }
760
3f479a65 761 /* poll for SPI completion before start */
bb90eb00 762 while (!(read_STAT(drv_data) & BIT_STAT_SPIF))
d8c05008 763 cpu_relax();
3f479a65 764
a5f6abd4
WB		 765 /* dirty hack for autobuffer DMA mode */
766 if (drv_data->tx_dma == 0xFFFF) {
88b40369
BW		 767 dev_dbg(&drv_data->pdev->dev,
768 "doing autobuffer DMA out.\n");
a5f6abd4
WB		 769
770 /* no irq in autobuffer mode */
771 dma_config =
772 (DMAFLOW_AUTO | RESTART | dma_width | DI_EN);
bb90eb00
BW		 773 set_dma_config(drv_data->dma_channel, dma_config);
774 set_dma_start_addr(drv_data->dma_channel,
a32c691d 775 (unsigned long)drv_data->tx);
bb90eb00 776 enable_dma(drv_data->dma_channel);
a5f6abd4 777
07612e5f
SZ		 778 /* start SPI transfer */
779 write_CTRL(drv_data,
780 (cr | CFG_SPI_DMAWRITE | BIT_CTL_ENABLE));
781
782 /* just return here, there can only be one transfer
783 * in this mode
784 */
a5f6abd4
WB		 785 message->status = 0;
786 giveback(drv_data);
787 return;
788 }
789
790 /* In dma mode, rx or tx must be NULL in one transfer */
791 if (drv_data->rx != NULL) {
792 /* set transfer mode, and enable SPI */
88b40369 793 dev_dbg(&drv_data->pdev->dev, "doing DMA in.\n");
a5f6abd4 794
a5f6abd4 795 /* clear tx reg soformer data is not shifted out */
bb90eb00 796 write_TDBR(drv_data, 0xFFFF);
a5f6abd4 797
bb90eb00 798 set_dma_x_count(drv_data->dma_channel, drv_data->len);
a5f6abd4
WB		 799
800 /* start dma */
bb90eb00 801 dma_enable_irq(drv_data->dma_channel);
a5f6abd4 802 dma_config = (WNR | RESTART | dma_width | DI_EN);
bb90eb00
BW		 803 set_dma_config(drv_data->dma_channel, dma_config);
804 set_dma_start_addr(drv_data->dma_channel,
a32c691d 805 (unsigned long)drv_data->rx);
bb90eb00 806 enable_dma(drv_data->dma_channel);
a5f6abd4 807
07612e5f
SZ		 808 /* start SPI transfer */
809 write_CTRL(drv_data,
810 (cr | CFG_SPI_DMAREAD | BIT_CTL_ENABLE));
811
a5f6abd4 812 } else if (drv_data->tx != NULL) {
88b40369 813 dev_dbg(&drv_data->pdev->dev, "doing DMA out.\n");
a5f6abd4
WB		 814
815 /* start dma */
bb90eb00 816 dma_enable_irq(drv_data->dma_channel);
a5f6abd4 817 dma_config = (RESTART | dma_width | DI_EN);
bb90eb00
BW		 818 set_dma_config(drv_data->dma_channel, dma_config);
819 set_dma_start_addr(drv_data->dma_channel,
a32c691d 820 (unsigned long)drv_data->tx);
bb90eb00 821 enable_dma(drv_data->dma_channel);
07612e5f
SZ		 822
823 /* start SPI transfer */
824 write_CTRL(drv_data,
825 (cr | CFG_SPI_DMAWRITE | BIT_CTL_ENABLE));
a5f6abd4
WB		 826 }
827 } else {
828 /* IO mode write then read */
88b40369 829 dev_dbg(&drv_data->pdev->dev, "doing IO transfer\n");
a5f6abd4 830
a5f6abd4
WB		 831 if (drv_data->tx != NULL && drv_data->rx != NULL) {
832 /* full duplex mode */
833 BUG_ON((drv_data->tx_end - drv_data->tx) !=
834 (drv_data->rx_end - drv_data->rx));
88b40369
BW		 835 dev_dbg(&drv_data->pdev->dev,
836 "IO duplex: cr is 0x%x\n", cr);
a5f6abd4 837
cc487e73 838 /* set SPI transfer mode */
bb90eb00 839 write_CTRL(drv_data, (cr | CFG_SPI_WRITE));
a5f6abd4
WB		 840
841 drv_data->duplex(drv_data);
842
843 if (drv_data->tx != drv_data->tx_end)
844 tranf_success = 0;
845 } else if (drv_data->tx != NULL) {
846 /* write only half duplex */
131b17d4 847 dev_dbg(&drv_data->pdev->dev,
88b40369 848 "IO write: cr is 0x%x\n", cr);
a5f6abd4 849
cc487e73 850 /* set SPI transfer mode */
bb90eb00 851 write_CTRL(drv_data, (cr | CFG_SPI_WRITE));
a5f6abd4
WB		 852
853 drv_data->write(drv_data);
854
855 if (drv_data->tx != drv_data->tx_end)
856 tranf_success = 0;
857 } else if (drv_data->rx != NULL) {
858 /* read only half duplex */
131b17d4 859 dev_dbg(&drv_data->pdev->dev,
88b40369 860 "IO read: cr is 0x%x\n", cr);
a5f6abd4 861
cc487e73 862 /* set SPI transfer mode */
bb90eb00 863 write_CTRL(drv_data, (cr | CFG_SPI_READ));
a5f6abd4
WB		 864
865 drv_data->read(drv_data);
866 if (drv_data->rx != drv_data->rx_end)
867 tranf_success = 0;
868 }
869
870 if (!tranf_success) {
131b17d4 871 dev_dbg(&drv_data->pdev->dev,
88b40369 872 "IO write error!\n");
a5f6abd4
WB		 873 message->state = ERROR_STATE;
874 } else {
875 /* Update total byte transfered */
876 message->actual_length += drv_data->len;
877
878 /* Move to next transfer of this msg */
879 message->state = next_transfer(drv_data);
880 }
881
882 /* Schedule next transfer tasklet */
883 tasklet_schedule(&drv_data->pump_transfers);
884
885 }
886}
887
888/* pop a msg from queue and kick off real transfer */
889static void pump_messages(struct work_struct *work)
890{
131b17d4 891 struct driver_data *drv_data;
a5f6abd4
WB		 892 unsigned long flags;
893
131b17d4
BW		 894 drv_data = container_of(work, struct driver_data, pump_messages);
895
a5f6abd4
WB		 896 /* Lock queue and check for queue work */
897 spin_lock_irqsave(&drv_data->lock, flags);
898 if (list_empty(&drv_data->queue) || drv_data->run == QUEUE_STOPPED) {
899 /* pumper kicked off but no work to do */
900 drv_data->busy = 0;
901 spin_unlock_irqrestore(&drv_data->lock, flags);
902 return;
903 }
904
905 /* Make sure we are not already running a message */
906 if (drv_data->cur_msg) {
907 spin_unlock_irqrestore(&drv_data->lock, flags);
908 return;
909 }
910
911 /* Extract head of queue */
912 drv_data->cur_msg = list_entry(drv_data->queue.next,
913 struct spi_message, queue);
5fec5b5a
BW		 914
915 /* Setup the SSP using the per chip configuration */
916 drv_data->cur_chip = spi_get_ctldata(drv_data->cur_msg->spi);
8d20d0a7 917 restore_state(drv_data);
5fec5b5a 918
a5f6abd4
WB		 919 list_del_init(&drv_data->cur_msg->queue);
920
921 /* Initial message state */
922 drv_data->cur_msg->state = START_STATE;
923 drv_data->cur_transfer = list_entry(drv_data->cur_msg->transfers.next,
924 struct spi_transfer, transfer_list);
925
5fec5b5a
BW		 926 dev_dbg(&drv_data->pdev->dev, "got a message to pump, "
927 "state is set to: baud %d, flag 0x%x, ctl 0x%x\n",
928 drv_data->cur_chip->baud, drv_data->cur_chip->flag,
929 drv_data->cur_chip->ctl_reg);
131b17d4
BW		 930
931 dev_dbg(&drv_data->pdev->dev,
88b40369
BW		 932 "the first transfer len is %d\n",
933 drv_data->cur_transfer->len);
a5f6abd4
WB		 934
935 /* Mark as busy and launch transfers */
936 tasklet_schedule(&drv_data->pump_transfers);
937
938 drv_data->busy = 1;
939 spin_unlock_irqrestore(&drv_data->lock, flags);
940}
941
942/*
943 * got a msg to transfer, queue it in drv_data->queue.
944 * And kick off message pumper
945 */
946static int transfer(struct spi_device *spi, struct spi_message *msg)
947{
948 struct driver_data *drv_data = spi_master_get_devdata(spi->master);
949 unsigned long flags;
950
951 spin_lock_irqsave(&drv_data->lock, flags);
952
953 if (drv_data->run == QUEUE_STOPPED) {
954 spin_unlock_irqrestore(&drv_data->lock, flags);
955 return -ESHUTDOWN;
956 }
957
958 msg->actual_length = 0;
959 msg->status = -EINPROGRESS;
960 msg->state = START_STATE;
961
88b40369 962 dev_dbg(&spi->dev, "adding an msg in transfer() \n");
a5f6abd4
WB		 963 list_add_tail(&msg->queue, &drv_data->queue);
964
965 if (drv_data->run == QUEUE_RUNNING && !drv_data->busy)
966 queue_work(drv_data->workqueue, &drv_data->pump_messages);
967
968 spin_unlock_irqrestore(&drv_data->lock, flags);
969
970 return 0;
971}
972
12e17c42
SZ		 973#define MAX_SPI_SSEL 7
974
975static u16 ssel[3][MAX_SPI_SSEL] = {
976 {P_SPI0_SSEL1, P_SPI0_SSEL2, P_SPI0_SSEL3,
977 P_SPI0_SSEL4, P_SPI0_SSEL5,
978 P_SPI0_SSEL6, P_SPI0_SSEL7},
979
980 {P_SPI1_SSEL1, P_SPI1_SSEL2, P_SPI1_SSEL3,
981 P_SPI1_SSEL4, P_SPI1_SSEL5,
982 P_SPI1_SSEL6, P_SPI1_SSEL7},
983
984 {P_SPI2_SSEL1, P_SPI2_SSEL2, P_SPI2_SSEL3,
985 P_SPI2_SSEL4, P_SPI2_SSEL5,
986 P_SPI2_SSEL6, P_SPI2_SSEL7},
987};
988
a5f6abd4
WB		 989/* first setup for new devices */
990static int setup(struct spi_device *spi)
991{
992 struct bfin5xx_spi_chip *chip_info = NULL;
993 struct chip_data *chip;
994 struct driver_data *drv_data = spi_master_get_devdata(spi->master);
995 u8 spi_flg;
996
997 /* Abort device setup if requested features are not supported */
998 if (spi->mode & ~(SPI_CPOL | SPI_CPHA | SPI_LSB_FIRST)) {
999 dev_err(&spi->dev, "requested mode not fully supported\n");
1000 return -EINVAL;
1001 }
1002
1003 /* Zero (the default) here means 8 bits */
1004 if (!spi->bits_per_word)
1005 spi->bits_per_word = 8;
1006
1007 if (spi->bits_per_word != 8 && spi->bits_per_word != 16)
1008 return -EINVAL;
1009
1010 /* Only alloc (or use chip_info) on first setup */
1011 chip = spi_get_ctldata(spi);
1012 if (chip == NULL) {
1013 chip = kzalloc(sizeof(struct chip_data), GFP_KERNEL);
1014 if (!chip)
1015 return -ENOMEM;
1016
1017 chip->enable_dma = 0;
1018 chip_info = spi->controller_data;
1019 }
1020
1021 /* chip_info isn't always needed */
1022 if (chip_info) {
2ed35516
MF		 1023 /* Make sure people stop trying to set fields via ctl_reg
1024 * when they should actually be using common SPI framework.
1025 * Currently we let through: WOM EMISO PSSE GM SZ TIMOD.
1026 * Not sure if a user actually needs/uses any of these,
1027 * but let's assume (for now) they do.
1028 */
1029 if (chip_info->ctl_reg & (SPE|MSTR|CPOL|CPHA|LSBF|SIZE)) {
1030 dev_err(&spi->dev, "do not set bits in ctl_reg "
1031 "that the SPI framework manages\n");
1032 return -EINVAL;
1033 }
1034
a5f6abd4
WB		 1035 chip->enable_dma = chip_info->enable_dma != 0
1036 && drv_data->master_info->enable_dma;
1037 chip->ctl_reg = chip_info->ctl_reg;
1038 chip->bits_per_word = chip_info->bits_per_word;
1039 chip->cs_change_per_word = chip_info->cs_change_per_word;
1040 chip->cs_chg_udelay = chip_info->cs_chg_udelay;
1041 }
1042
1043 /* translate common spi framework into our register */
1044 if (spi->mode & SPI_CPOL)
1045 chip->ctl_reg |= CPOL;
1046 if (spi->mode & SPI_CPHA)
1047 chip->ctl_reg |= CPHA;
1048 if (spi->mode & SPI_LSB_FIRST)
1049 chip->ctl_reg |= LSBF;
1050 /* we dont support running in slave mode (yet?) */
1051 chip->ctl_reg |= MSTR;
1052
1053 /*
1054 * if any one SPI chip is registered and wants DMA, request the
1055 * DMA channel for it
1056 */
bb90eb00 1057 if (chip->enable_dma && !drv_data->dma_requested) {
a5f6abd4 1058 /* register dma irq handler */
bb90eb00 1059 if (request_dma(drv_data->dma_channel, "BF53x_SPI_DMA") < 0) {
88b40369
BW		 1060 dev_dbg(&spi->dev,
1061 "Unable to request BlackFin SPI DMA channel\n");
a5f6abd4
WB		 1062 return -ENODEV;
1063 }
bb90eb00
BW		 1064 if (set_dma_callback(drv_data->dma_channel,
1065 (void *)dma_irq_handler, drv_data) < 0) {
88b40369 1066 dev_dbg(&spi->dev, "Unable to set dma callback\n");
a5f6abd4
WB		 1067 return -EPERM;
1068 }
bb90eb00
BW		 1069 dma_disable_irq(drv_data->dma_channel);
1070 drv_data->dma_requested = 1;
a5f6abd4
WB		 1071 }
1072
1073 /*
1074 * Notice: for blackfin, the speed_hz is the value of register
1075 * SPI_BAUD, not the real baudrate
1076 */
1077 chip->baud = hz_to_spi_baud(spi->max_speed_hz);
1078 spi_flg = ~(1 << (spi->chip_select));
1079 chip->flag = ((u16) spi_flg << 8) | (1 << (spi->chip_select));
1080 chip->chip_select_num = spi->chip_select;
1081
1082 switch (chip->bits_per_word) {
1083 case 8:
1084 chip->n_bytes = 1;
1085 chip->width = CFG_SPI_WORDSIZE8;
1086 chip->read = chip->cs_change_per_word ?
1087 u8_cs_chg_reader : u8_reader;
1088 chip->write = chip->cs_change_per_word ?
1089 u8_cs_chg_writer : u8_writer;
1090 chip->duplex = chip->cs_change_per_word ?
1091 u8_cs_chg_duplex : u8_duplex;
1092 break;
1093
1094 case 16:
1095 chip->n_bytes = 2;
1096 chip->width = CFG_SPI_WORDSIZE16;
1097 chip->read = chip->cs_change_per_word ?
1098 u16_cs_chg_reader : u16_reader;
1099 chip->write = chip->cs_change_per_word ?
1100 u16_cs_chg_writer : u16_writer;
1101 chip->duplex = chip->cs_change_per_word ?
1102 u16_cs_chg_duplex : u16_duplex;
1103 break;
1104
1105 default:
1106 dev_err(&spi->dev, "%d bits_per_word is not supported\n",
1107 chip->bits_per_word);
1108 kfree(chip);
1109 return -ENODEV;
1110 }
1111
898eb71c 1112 dev_dbg(&spi->dev, "setup spi chip %s, width is %d, dma is %d\n",
a5f6abd4 1113 spi->modalias, chip->width, chip->enable_dma);
88b40369 1114 dev_dbg(&spi->dev, "ctl_reg is 0x%x, flag_reg is 0x%x\n",
a5f6abd4
WB		 1115 chip->ctl_reg, chip->flag);
1116
1117 spi_set_ctldata(spi, chip);
1118
12e17c42
SZ		 1119 dev_dbg(&spi->dev, "chip select number is %d\n", chip->chip_select_num);
1120 if ((chip->chip_select_num > 0)
1121 && (chip->chip_select_num <= spi->master->num_chipselect))
1122 peripheral_request(ssel[spi->master->bus_num]
aab0d83e 1123 [chip->chip_select_num-1], spi->modalias);
12e17c42 1124
07612e5f
SZ		 1125 cs_deactive(drv_data, chip);
1126
a5f6abd4
WB		 1127 return 0;
1128}
1129
1130/*
1131 * callback for spi framework.
1132 * clean driver specific data
1133 */
88b40369 1134static void cleanup(struct spi_device *spi)
a5f6abd4 1135{
27bb9e79 1136 struct chip_data *chip = spi_get_ctldata(spi);
a5f6abd4 1137
12e17c42
SZ		 1138 if ((chip->chip_select_num > 0)
1139 && (chip->chip_select_num <= spi->master->num_chipselect))
1140 peripheral_free(ssel[spi->master->bus_num]
1141 [chip->chip_select_num-1]);
1142
a5f6abd4
WB		 1143 kfree(chip);
1144}
1145
1146static inline int init_queue(struct driver_data *drv_data)
1147{
1148 INIT_LIST_HEAD(&drv_data->queue);
1149 spin_lock_init(&drv_data->lock);
1150
1151 drv_data->run = QUEUE_STOPPED;
1152 drv_data->busy = 0;
1153
1154 /* init transfer tasklet */
1155 tasklet_init(&drv_data->pump_transfers,
1156 pump_transfers, (unsigned long)drv_data);
1157
1158 /* init messages workqueue */
1159 INIT_WORK(&drv_data->pump_messages, pump_messages);
1160 drv_data->workqueue =
49dce689 1161 create_singlethread_workqueue(drv_data->master->dev.parent->bus_id);
a5f6abd4
WB		 1162 if (drv_data->workqueue == NULL)
1163 return -EBUSY;
1164
1165 return 0;
1166}
1167
1168static inline int start_queue(struct driver_data *drv_data)
1169{
1170 unsigned long flags;
1171
1172 spin_lock_irqsave(&drv_data->lock, flags);
1173
1174 if (drv_data->run == QUEUE_RUNNING || drv_data->busy) {
1175 spin_unlock_irqrestore(&drv_data->lock, flags);
1176 return -EBUSY;
1177 }
1178
1179 drv_data->run = QUEUE_RUNNING;
1180 drv_data->cur_msg = NULL;
1181 drv_data->cur_transfer = NULL;
1182 drv_data->cur_chip = NULL;
1183 spin_unlock_irqrestore(&drv_data->lock, flags);
1184
1185 queue_work(drv_data->workqueue, &drv_data->pump_messages);
1186
1187 return 0;
1188}
1189
1190static inline int stop_queue(struct driver_data *drv_data)
1191{
1192 unsigned long flags;
1193 unsigned limit = 500;
1194 int status = 0;
1195
1196 spin_lock_irqsave(&drv_data->lock, flags);
1197
1198 /*
1199 * This is a bit lame, but is optimized for the common execution path.
1200 * A wait_queue on the drv_data->busy could be used, but then the common
1201 * execution path (pump_messages) would be required to call wake_up or
1202 * friends on every SPI message. Do this instead
1203 */
1204 drv_data->run = QUEUE_STOPPED;
1205 while (!list_empty(&drv_data->queue) && drv_data->busy && limit--) {
1206 spin_unlock_irqrestore(&drv_data->lock, flags);
1207 msleep(10);
1208 spin_lock_irqsave(&drv_data->lock, flags);
1209 }
1210
1211 if (!list_empty(&drv_data->queue) || drv_data->busy)
1212 status = -EBUSY;
1213
1214 spin_unlock_irqrestore(&drv_data->lock, flags);
1215
1216 return status;
1217}
1218
1219static inline int destroy_queue(struct driver_data *drv_data)
1220{
1221 int status;
1222
1223 status = stop_queue(drv_data);
1224 if (status != 0)
1225 return status;
1226
1227 destroy_workqueue(drv_data->workqueue);
1228
1229 return 0;
1230}
1231
1232static int __init bfin5xx_spi_probe(struct platform_device *pdev)
1233{
1234 struct device *dev = &pdev->dev;
1235 struct bfin5xx_spi_master *platform_info;
1236 struct spi_master *master;
1237 struct driver_data *drv_data = 0;
a32c691d 1238 struct resource *res;
a5f6abd4
WB		 1239 int status = 0;
1240
1241 platform_info = dev->platform_data;
1242
1243 /* Allocate master with space for drv_data */
1244 master = spi_alloc_master(dev, sizeof(struct driver_data) + 16);
1245 if (!master) {
1246 dev_err(&pdev->dev, "can not alloc spi_master\n");
1247 return -ENOMEM;
1248 }
131b17d4 1249
a5f6abd4
WB		 1250 drv_data = spi_master_get_devdata(master);
1251 drv_data->master = master;
1252 drv_data->master_info = platform_info;
1253 drv_data->pdev = pdev;
003d9226 1254 drv_data->pin_req = platform_info->pin_req;
a5f6abd4
WB		 1255
1256 master->bus_num = pdev->id;
1257 master->num_chipselect = platform_info->num_chipselect;
1258 master->cleanup = cleanup;
1259 master->setup = setup;
1260 master->transfer = transfer;
1261
a32c691d
BW		 1262 /* Find and map our resources */
1263 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
1264 if (res == NULL) {
1265 dev_err(dev, "Cannot get IORESOURCE_MEM\n");
1266 status = -ENOENT;
1267 goto out_error_get_res;
1268 }
1269
f452126c
BW		 1270 drv_data->regs_base = ioremap(res->start, (res->end - res->start + 1));
1271 if (drv_data->regs_base == NULL) {
a32c691d
BW		 1272 dev_err(dev, "Cannot map IO\n");
1273 status = -ENXIO;
1274 goto out_error_ioremap;
1275 }
1276
bb90eb00
BW		 1277 drv_data->dma_channel = platform_get_irq(pdev, 0);
1278 if (drv_data->dma_channel < 0) {
a32c691d
BW		 1279 dev_err(dev, "No DMA channel specified\n");
1280 status = -ENOENT;
1281 goto out_error_no_dma_ch;
1282 }
1283
a5f6abd4
WB		 1284 /* Initial and start queue */
1285 status = init_queue(drv_data);
1286 if (status != 0) {
a32c691d 1287 dev_err(dev, "problem initializing queue\n");
a5f6abd4
WB		 1288 goto out_error_queue_alloc;
1289 }
a32c691d 1290
a5f6abd4
WB		 1291 status = start_queue(drv_data);
1292 if (status != 0) {
a32c691d 1293 dev_err(dev, "problem starting queue\n");
a5f6abd4
WB		 1294 goto out_error_queue_alloc;
1295 }
1296
f9e522ca
VM		 1297 status = peripheral_request_list(drv_data->pin_req, DRV_NAME);
1298 if (status != 0) {
1299 dev_err(&pdev->dev, ": Requesting Peripherals failed\n");
1300 goto out_error_queue_alloc;
1301 }
1302
a5f6abd4
WB		 1303 /* Register with the SPI framework */
1304 platform_set_drvdata(pdev, drv_data);
1305 status = spi_register_master(master);
1306 if (status != 0) {
a32c691d 1307 dev_err(dev, "problem registering spi master\n");
a5f6abd4
WB		 1308 goto out_error_queue_alloc;
1309 }
a32c691d 1310
f452126c 1311 dev_info(dev, "%s, Version %s, regs_base@%p, dma channel@%d\n",
bb90eb00
BW		 1312 DRV_DESC, DRV_VERSION, drv_data->regs_base,
1313 drv_data->dma_channel);
a5f6abd4
WB		 1314 return status;
1315
cc2f81a6 1316out_error_queue_alloc:
a5f6abd4 1317 destroy_queue(drv_data);
a32c691d 1318out_error_no_dma_ch:
bb90eb00 1319 iounmap((void *) drv_data->regs_base);
a32c691d
BW		 1320out_error_ioremap:
1321out_error_get_res:
a5f6abd4 1322 spi_master_put(master);
cc2f81a6 1323
a5f6abd4
WB		 1324 return status;
1325}
1326
1327/* stop hardware and remove the driver */
1328static int __devexit bfin5xx_spi_remove(struct platform_device *pdev)
1329{
1330 struct driver_data *drv_data = platform_get_drvdata(pdev);
1331 int status = 0;
1332
1333 if (!drv_data)
1334 return 0;
1335
1336 /* Remove the queue */
1337 status = destroy_queue(drv_data);
1338 if (status != 0)
1339 return status;
1340
1341 /* Disable the SSP at the peripheral and SOC level */
1342 bfin_spi_disable(drv_data);
1343
1344 /* Release DMA */
1345 if (drv_data->master_info->enable_dma) {
bb90eb00
BW		 1346 if (dma_channel_active(drv_data->dma_channel))
1347 free_dma(drv_data->dma_channel);
a5f6abd4
WB		 1348 }
1349
1350 /* Disconnect from the SPI framework */
1351 spi_unregister_master(drv_data->master);
1352
003d9226 1353 peripheral_free_list(drv_data->pin_req);
cc2f81a6 1354
a5f6abd4
WB		 1355 /* Prevent double remove */
1356 platform_set_drvdata(pdev, NULL);
1357
1358 return 0;
1359}
1360
1361#ifdef CONFIG_PM
1362static int bfin5xx_spi_suspend(struct platform_device *pdev, pm_message_t state)
1363{
1364 struct driver_data *drv_data = platform_get_drvdata(pdev);
1365 int status = 0;
1366
1367 status = stop_queue(drv_data);
1368 if (status != 0)
1369 return status;
1370
1371 /* stop hardware */
1372 bfin_spi_disable(drv_data);
1373
1374 return 0;
1375}
1376
1377static int bfin5xx_spi_resume(struct platform_device *pdev)
1378{
1379 struct driver_data *drv_data = platform_get_drvdata(pdev);
1380 int status = 0;
1381
1382 /* Enable the SPI interface */
1383 bfin_spi_enable(drv_data);
1384
1385 /* Start the queue running */
1386 status = start_queue(drv_data);
1387 if (status != 0) {
1388 dev_err(&pdev->dev, "problem starting queue (%d)\n", status);
1389 return status;
1390 }
1391
1392 return 0;
1393}
1394#else
1395#define bfin5xx_spi_suspend NULL
1396#define bfin5xx_spi_resume NULL
1397#endif /* CONFIG_PM */
1398
7e38c3c4 1399MODULE_ALIAS("platform:bfin-spi");
a5f6abd4 1400static struct platform_driver bfin5xx_spi_driver = {
fc3ba952 1401 .driver = {
a32c691d 1402 .name = DRV_NAME,
88b40369
BW		 1403 .owner = THIS_MODULE,
1404 },
1405 .suspend = bfin5xx_spi_suspend,
1406 .resume = bfin5xx_spi_resume,
1407 .remove = __devexit_p(bfin5xx_spi_remove),
a5f6abd4
WB		 1408};
1409
1410static int __init bfin5xx_spi_init(void)
1411{
88b40369 1412 return platform_driver_probe(&bfin5xx_spi_driver, bfin5xx_spi_probe);
a5f6abd4 1413}
a5f6abd4
WB		 1414module_init(bfin5xx_spi_init);
1415
1416static void __exit bfin5xx_spi_exit(void)
1417{
1418 platform_driver_unregister(&bfin5xx_spi_driver);
1419}
a5f6abd4 1420module_exit(bfin5xx_spi_exit);
Linux 6.x block layer and io_uring tree(s)