[linux-2.6-block.git] / drivers / scsi / t128.h

/*
 * Trantor T128/T128F/T228 defines
 *	Note : architecturally, the T100 and T128 are different and won't work
 *
 * Copyright 1993, Drew Eckhardt
 *	Visionary Computing
 *	(Unix and Linux consulting and custom programming)
 *	drew@colorado.edu
 *      +1 (303) 440-4894
 *
 * For more information, please consult
 *
 * Trantor Systems, Ltd.
 * T128/T128F/T228 SCSI Host Adapter
 * Hardware Specifications
 *
 * Trantor Systems, Ltd.
 * 5415 Randall Place
 * Fremont, CA 94538
 * 1+ (415) 770-1400, FAX 1+ (415) 770-9910
 */

#ifndef T128_H
#define T128_H

#define TDEBUG		0
#define TDEBUG_INIT	0x1
#define TDEBUG_TRANSFER 0x2

/*
 * The trantor boards are memory mapped. They use an NCR5380 or
 * equivalent (my sample board had part second sourced from ZILOG).
 * NCR's recommended "Pseudo-DMA" architecture is used, where
 * a PAL drives the DMA signals on the 5380 allowing fast, blind
 * transfers with proper handshaking.
 */

/*
 * Note : a boot switch is provided for the purpose of informing the
 * firmware to boot or not boot from attached SCSI devices.  So, I imagine
 * there are fewer people who've yanked the ROM like they do on the Seagate
 * to make bootup faster, and I'll probably use this for autodetection.
 */
#define T_ROM_OFFSET		0

/*
 * Note : my sample board *WAS NOT* populated with the SRAM, so this
 * can't be used for autodetection without a ROM present.
 */
#define T_RAM_OFFSET		0x1800

/*
 * All of the registers are allocated 32 bytes of address space, except
 * for the data register (read/write to/from the 5380 in pseudo-DMA mode)
 */ 
#define T_CONTROL_REG_OFFSET	0x1c00	/* rw */
#define T_CR_INT		0x10	/* Enable interrupts */
#define T_CR_CT			0x02	/* Reset watchdog timer */

#define T_STATUS_REG_OFFSET	0x1c20	/* ro */
#define T_ST_BOOT		0x80	/* Boot switch */
#define T_ST_S3			0x40	/* User settable switches, */
#define T_ST_S2			0x20	/* read 0 when switch is on, 1 off */
#define T_ST_S1			0x10
#define T_ST_PS2		0x08	/* Set for Microchannel 228 */
#define T_ST_RDY		0x04	/* 5380 DRQ */
#define T_ST_TIM		0x02	/* indicates 40us watchdog timer fired */
#define T_ST_ZERO		0x01	/* Always zero */

#define T_5380_OFFSET		0x1d00	/* 8 registers here, see NCR5380.h */

#define T_DATA_REG_OFFSET	0x1e00	/* rw 512 bytes long */

#ifndef ASM

#ifndef CMD_PER_LUN
#define CMD_PER_LUN 2
#endif

#ifndef CAN_QUEUE
#define CAN_QUEUE 32
#endif

#define NCR5380_implementation_fields \
    void __iomem *base

#define NCR5380_local_declare() \
    void __iomem *base

#define NCR5380_setup(instance) \
    base = ((struct NCR5380_hostdata *)(instance->hostdata))->base

#define T128_address(reg) (base + T_5380_OFFSET + ((reg) * 0x20))

#if !(TDEBUG & TDEBUG_TRANSFER)
#define NCR5380_read(reg) readb(T128_address(reg))
#define NCR5380_write(reg, value) writeb((value),(T128_address(reg)))
#else
#define NCR5380_read(reg)						\
    (((unsigned char) printk("scsi%d : read register %d at address %08x\n"\
    , instance->hostno, (reg), T128_address(reg))), readb(T128_address(reg)))

#define NCR5380_write(reg, value) {					\
    printk("scsi%d : write %02x to register %d at address %08x\n",	\
	    instance->hostno, (value), (reg), T128_address(reg));	\
    writeb((value), (T128_address(reg)));				\
}
#endif

#define NCR5380_intr t128_intr
#define do_NCR5380_intr do_t128_intr
#define NCR5380_queue_command t128_queue_command
#define NCR5380_abort t128_abort
#define NCR5380_bus_reset t128_bus_reset
#define NCR5380_info t128_info
#define NCR5380_show_info t128_show_info
#define NCR5380_write_info t128_write_info

/* 15 14 12 10 7 5 3
   1101 0100 1010 1000 */

#define T128_IRQS 0xc4a8

#endif /* ndef ASM */
#endif /* T128_H */
Commit	Line	Data
1da177e4 LT	1	/*
	2	* Trantor T128/T128F/T228 defines
	3	* Note : architecturally, the T100 and T128 are different and won't work
	4	*
	5	* Copyright 1993, Drew Eckhardt
	6	* Visionary Computing
	7	* (Unix and Linux consulting and custom programming)
	8	* drew@colorado.edu
	9	* +1 (303) 440-4894
	10	*
667c667f	11	* For more information, please consult
1da177e4 LT	12	*
	13	* Trantor Systems, Ltd.
	14	* T128/T128F/T228 SCSI Host Adapter
	15	* Hardware Specifications
667c667f H	16	*
667c667f H	17	* Trantor Systems, Ltd.
1da177e4 LT	18	* 5415 Randall Place
	19	* Fremont, CA 94538
	20	* 1+ (415) 770-1400, FAX 1+ (415) 770-9910
1da177e4 LT	21	*/
1da177e4 LT	22
1da177e4 LT	23	#ifndef T128_H
	24	#define T128_H
	25
44456d37	26	#define TDEBUG 0
1da177e4 LT	27	#define TDEBUG_INIT 0x1
	28	#define TDEBUG_TRANSFER 0x2
	29
	30	/*
667c667f	31	* The trantor boards are memory mapped. They use an NCR5380 or
1da177e4	32	* equivalent (my sample board had part second sourced from ZILOG).
667c667f	33	* NCR's recommended "Pseudo-DMA" architecture is used, where
1da177e4	34	* a PAL drives the DMA signals on the 5380 allowing fast, blind
667c667f	35	* transfers with proper handshaking.
1da177e4 LT	36	*/
	37
	38	/*
667c667f	39	* Note : a boot switch is provided for the purpose of informing the
1da177e4 LT	40	* firmware to boot or not boot from attached SCSI devices. So, I imagine
	41	* there are fewer people who've yanked the ROM like they do on the Seagate
	42	* to make bootup faster, and I'll probably use this for autodetection.
	43	*/
	44	#define T_ROM_OFFSET 0
	45
	46	/*
	47	* Note : my sample board WAS NOT populated with the SRAM, so this
	48	* can't be used for autodetection without a ROM present.
	49	*/
	50	#define T_RAM_OFFSET 0x1800
	51
	52	/*
	53	* All of the registers are allocated 32 bytes of address space, except
	54	* for the data register (read/write to/from the 5380 in pseudo-DMA mode)
	55	*/
	56	#define T_CONTROL_REG_OFFSET 0x1c00 /* rw */
	57	#define T_CR_INT 0x10 /* Enable interrupts */
	58	#define T_CR_CT 0x02 /* Reset watchdog timer */
	59
	60	#define T_STATUS_REG_OFFSET 0x1c20 /* ro */
	61	#define T_ST_BOOT 0x80 /* Boot switch */
	62	#define T_ST_S3 0x40 /* User settable switches, */
	63	#define T_ST_S2 0x20 /* read 0 when switch is on, 1 off */
	64	#define T_ST_S1 0x10
	65	#define T_ST_PS2 0x08 /* Set for Microchannel 228 */
	66	#define T_ST_RDY 0x04 /* 5380 DRQ */
	67	#define T_ST_TIM 0x02 /* indicates 40us watchdog timer fired */
	68	#define T_ST_ZERO 0x01 /* Always zero */
	69
	70	#define T_5380_OFFSET 0x1d00 /* 8 registers here, see NCR5380.h */
	71
	72	#define T_DATA_REG_OFFSET 0x1e00 /* rw 512 bytes long */
	73
	74	#ifndef ASM
1da177e4 LT	75
	76	#ifndef CMD_PER_LUN
	77	#define CMD_PER_LUN 2
	78	#endif
	79
	80	#ifndef CAN_QUEUE
667c667f	81	#define CAN_QUEUE 32
1da177e4 LT	82	#endif
1da177e4 LT	83
1da177e4 LT	84	#define NCR5380_implementation_fields \
	85	void __iomem *base
	86
	87	#define NCR5380_local_declare() \
	88	void __iomem *base
	89
	90	#define NCR5380_setup(instance) \
	91	base = ((struct NCR5380_hostdata *)(instance->hostdata))->base
	92
	93	#define T128_address(reg) (base + T_5380_OFFSET + ((reg) * 0x20))
	94
667c667f	95	#if !(TDEBUG & TDEBUG_TRANSFER)
1da177e4 LT	96	#define NCR5380_read(reg) readb(T128_address(reg))
	97	#define NCR5380_write(reg, value) writeb((value),(T128_address(reg)))
	98	#else
	99	#define NCR5380_read(reg) \
	100	(((unsigned char) printk("scsi%d : read register %d at address %08x\n"\
	101	, instance->hostno, (reg), T128_address(reg))), readb(T128_address(reg)))
	102
	103	#define NCR5380_write(reg, value) { \
667c667f	104	printk("scsi%d : write %02x to register %d at address %08x\n", \
1da177e4 LT	105	instance->hostno, (value), (reg), T128_address(reg)); \
	106	writeb((value), (T128_address(reg))); \
	107	}
	108	#endif
	109
	110	#define NCR5380_intr t128_intr
	111	#define do_NCR5380_intr do_t128_intr
	112	#define NCR5380_queue_command t128_queue_command
	113	#define NCR5380_abort t128_abort
1da177e4	114	#define NCR5380_bus_reset t128_bus_reset
8c32513b	115	#define NCR5380_info t128_info
dd7ab71b AV	116	#define NCR5380_show_info t128_show_info
dd7ab71b AV	117	#define NCR5380_write_info t128_write_info
1da177e4	118
667c667f	119	/* 15 14 12 10 7 5 3
1da177e4	120	1101 0100 1010 1000 */
667c667f H	121
667c667f H	122	#define T128_IRQS 0xc4a8
1da177e4	123
1da177e4 LT	124	#endif /* ndef ASM */
1da177e4 LT	125	#endif /* T128_H */