projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[SCSI] qla2xxx: Integrate generic card temperature with mezz card temperature.
[linux-2.6-block.git] / drivers / scsi / qla2xxx / qla_os.c
CommitLineData
1da177e4 1/*
fa90c54f 2 * QLogic Fibre Channel HBA Driver
1e63395c 3 * Copyright (c) 2003-2013 QLogic Corporation
1da177e4 4 *
fa90c54f 5 * See LICENSE.qla2xxx for copyright and licensing details.
1da177e4
LT		 6 */
7#include "qla_def.h"
8
9#include <linux/moduleparam.h>
10#include <linux/vmalloc.h>
1da177e4 11#include <linux/delay.h>
39a11240 12#include <linux/kthread.h>
e1e82b6f 13#include <linux/mutex.h>
3420d36c 14#include <linux/kobject.h>
5a0e3ad6 15#include <linux/slab.h>
1da177e4
LT		 16#include <scsi/scsi_tcq.h>
17#include <scsi/scsicam.h>
18#include <scsi/scsi_transport.h>
19#include <scsi/scsi_transport_fc.h>
20
2d70c103
NB		 21#include "qla_target.h"
22
1da177e4
LT		 23/*
24 * Driver version
25 */
26char qla2x00_version_str[40];
27
6a03b4cd
HZ		 28static int apidev_major;
29
1da177e4
LT		 30/*
31 * SRB allocation cache
32 */
e18b890b 33static struct kmem_cache *srb_cachep;
1da177e4 34
a9083016
GM		 35/*
36 * CT6 CTX allocation cache
37 */
38static struct kmem_cache *ctx_cachep;
3ce8866c
SK		 39/*
40 * error level for logging
41 */
42int ql_errlev = ql_log_all;
a9083016 43
fa492630 44static int ql2xenableclass2;
2d70c103
NB		 45module_param(ql2xenableclass2, int, S_IRUGO|S_IRUSR);
46MODULE_PARM_DESC(ql2xenableclass2,
47 "Specify if Class 2 operations are supported from the very "
48 "beginning. Default is 0 - class 2 not supported.");
49
1da177e4 50int ql2xlogintimeout = 20;
f2019cb1 51module_param(ql2xlogintimeout, int, S_IRUGO);
1da177e4
LT		 52MODULE_PARM_DESC(ql2xlogintimeout,
53 "Login timeout value in seconds.");
54
a7b61842 55int qlport_down_retry;
f2019cb1 56module_param(qlport_down_retry, int, S_IRUGO);
1da177e4 57MODULE_PARM_DESC(qlport_down_retry,
900d9f98 58 "Maximum number of command retries to a port that returns "
1da177e4
LT		 59 "a PORT-DOWN status.");
60
1da177e4
LT		 61int ql2xplogiabsentdevice;
62module_param(ql2xplogiabsentdevice, int, S_IRUGO|S_IWUSR);
63MODULE_PARM_DESC(ql2xplogiabsentdevice,
64 "Option to enable PLOGI to devices that are not present after "
900d9f98 65 "a Fabric scan. This is needed for several broken switches. "
1da177e4
LT		 66 "Default is 0 - no PLOGI. 1 - perfom PLOGI.");
67
1da177e4 68int ql2xloginretrycount = 0;
f2019cb1 69module_param(ql2xloginretrycount, int, S_IRUGO);
1da177e4
LT		 70MODULE_PARM_DESC(ql2xloginretrycount,
71 "Specify an alternate value for the NVRAM login retry count.");
72
a7a167bf 73int ql2xallocfwdump = 1;
f2019cb1 74module_param(ql2xallocfwdump, int, S_IRUGO);
a7a167bf
AV		 75MODULE_PARM_DESC(ql2xallocfwdump,
76 "Option to enable allocation of memory for a firmware dump "
77 "during HBA initialization. Memory allocation requirements "
78 "vary by ISP type. Default is 1 - allocate memory.");
79
11010fec 80int ql2xextended_error_logging;
27d94035 81module_param(ql2xextended_error_logging, int, S_IRUGO|S_IWUSR);
11010fec 82MODULE_PARM_DESC(ql2xextended_error_logging,
3ce8866c
SK		 83 "Option to enable extended error logging,\n"
84 "\t\tDefault is 0 - no logging. 0x40000000 - Module Init & Probe.\n"
85 "\t\t0x20000000 - Mailbox Cmnds. 0x10000000 - Device Discovery.\n"
86 "\t\t0x08000000 - IO tracing. 0x04000000 - DPC Thread.\n"
87 "\t\t0x02000000 - Async events. 0x01000000 - Timer routines.\n"
88 "\t\t0x00800000 - User space. 0x00400000 - Task Management.\n"
89 "\t\t0x00200000 - AER/EEH. 0x00100000 - Multi Q.\n"
90 "\t\t0x00080000 - P3P Specific. 0x00040000 - Virtual Port.\n"
91 "\t\t0x00020000 - Buffer Dump. 0x00010000 - Misc.\n"
29f9f90c
CD		 92 "\t\t0x00008000 - Verbose. 0x00004000 - Target.\n"
93 "\t\t0x00002000 - Target Mgmt. 0x00001000 - Target TMF.\n"
3ce8866c 94 "\t\t0x7fffffff - For enabling all logs, can be too many logs.\n"
cfb0919c
CD		 95 "\t\t0x1e400000 - Preferred value for capturing essential "
96 "debug information (equivalent to old "
97 "ql2xextended_error_logging=1).\n"
3ce8866c 98 "\t\tDo LOGICAL OR of the value to enable more than one level");
0181944f 99
a9083016 100int ql2xshiftctondsd = 6;
f2019cb1 101module_param(ql2xshiftctondsd, int, S_IRUGO);
a9083016
GM		 102MODULE_PARM_DESC(ql2xshiftctondsd,
103 "Set to control shifting of command type processing "
104 "based on total number of SG elements.");
105
1da177e4
LT		 106static void qla2x00_free_device(scsi_qla_host_t *);
107
7e47e5ca 108int ql2xfdmienable=1;
f2019cb1 109module_param(ql2xfdmienable, int, S_IRUGO);
cca5335c 110MODULE_PARM_DESC(ql2xfdmienable,
7794a5af
FW		 111 "Enables FDMI registrations. "
112 "0 - no FDMI. Default is 1 - perform FDMI.");
cca5335c 113
3c290d0b 114int ql2xmaxqdepth = MAX_Q_DEPTH;
df7baa50
AV		 115module_param(ql2xmaxqdepth, int, S_IRUGO|S_IWUSR);
116MODULE_PARM_DESC(ql2xmaxqdepth,
e92e4a8f
CD		 117 "Maximum queue depth to set for each LUN. "
118 "Default is 32.");
df7baa50 119
9e522cd8
AE		 120int ql2xenabledif = 2;
121module_param(ql2xenabledif, int, S_IRUGO);
bad75002
AE		 122MODULE_PARM_DESC(ql2xenabledif,
123 " Enable T10-CRC-DIF "
8cb2049c
AE		 124 " Default is 0 - No DIF Support. 1 - Enable it"
125 ", 2 - Enable DIF for all types, except Type 0.");
bad75002 126
8cb2049c 127int ql2xenablehba_err_chk = 2;
bad75002
AE		 128module_param(ql2xenablehba_err_chk, int, S_IRUGO|S_IWUSR);
129MODULE_PARM_DESC(ql2xenablehba_err_chk,
8cb2049c
AE		 130 " Enable T10-CRC-DIF Error isolation by HBA:\n"
131 " Default is 1.\n"
132 " 0 -- Error isolation disabled\n"
133 " 1 -- Error isolation enabled only for DIX Type 0\n"
134 " 2 -- Error isolation enabled for all Types\n");
bad75002 135
e5896bd5 136int ql2xiidmaenable=1;
f2019cb1 137module_param(ql2xiidmaenable, int, S_IRUGO);
e5896bd5
AV		 138MODULE_PARM_DESC(ql2xiidmaenable,
139 "Enables iIDMA settings "
140 "Default is 1 - perform iIDMA. 0 - no iIDMA.");
141
73208dfd 142int ql2xmaxqueues = 1;
f2019cb1 143module_param(ql2xmaxqueues, int, S_IRUGO);
73208dfd
AC		 144MODULE_PARM_DESC(ql2xmaxqueues,
145 "Enables MQ settings "
ae68230c
JP		 146 "Default is 1 for single queue. Set it to number "
147 "of queues in MQ mode.");
68ca949c
AC		 148
149int ql2xmultique_tag;
f2019cb1 150module_param(ql2xmultique_tag, int, S_IRUGO);
68ca949c
AC		 151MODULE_PARM_DESC(ql2xmultique_tag,
152 "Enables CPU affinity settings for the driver "
153 "Default is 0 for no affinity of request and response IO. "
154 "Set it to 1 to turn on the cpu affinity.");
e337d907
AV		 155
156int ql2xfwloadbin;
86e45bf6 157module_param(ql2xfwloadbin, int, S_IRUGO|S_IWUSR);
e337d907 158MODULE_PARM_DESC(ql2xfwloadbin,
7c3df132
SK		 159 "Option to specify location from which to load ISP firmware:.\n"
160 " 2 -- load firmware via the request_firmware() (hotplug).\n"
e337d907
AV		 161 " interface.\n"
162 " 1 -- load firmware from flash.\n"
163 " 0 -- use default semantics.\n");
164
ae97c91e 165int ql2xetsenable;
f2019cb1 166module_param(ql2xetsenable, int, S_IRUGO);
ae97c91e
AV		 167MODULE_PARM_DESC(ql2xetsenable,
168 "Enables firmware ETS burst."
169 "Default is 0 - skip ETS enablement.");
170
6907869d 171int ql2xdbwr = 1;
86e45bf6 172module_param(ql2xdbwr, int, S_IRUGO|S_IWUSR);
a9083016 173MODULE_PARM_DESC(ql2xdbwr,
08de2844
GM		 174 "Option to specify scheme for request queue posting.\n"
175 " 0 -- Regular doorbell.\n"
176 " 1 -- CAMRAM doorbell (faster).\n");
a9083016 177
f4c496c1 178int ql2xtargetreset = 1;
f2019cb1 179module_param(ql2xtargetreset, int, S_IRUGO);
f4c496c1
GM		 180MODULE_PARM_DESC(ql2xtargetreset,
181 "Enable target reset."
182 "Default is 1 - use hw defaults.");
183
4da26e16 184int ql2xgffidenable;
f2019cb1 185module_param(ql2xgffidenable, int, S_IRUGO);
4da26e16
CD		 186MODULE_PARM_DESC(ql2xgffidenable,
187 "Enables GFF_ID checks of port type. "
188 "Default is 0 - Do not use GFF_ID information.");
a9083016 189
3822263e 190int ql2xasynctmfenable;
f2019cb1 191module_param(ql2xasynctmfenable, int, S_IRUGO);
3822263e
MI		 192MODULE_PARM_DESC(ql2xasynctmfenable,
193 "Enables issue of TM IOCBs asynchronously via IOCB mechanism"
194 "Default is 0 - Issue TM IOCBs via mailbox mechanism.");
ed0de87c
GM		 195
196int ql2xdontresethba;
86e45bf6 197module_param(ql2xdontresethba, int, S_IRUGO|S_IWUSR);
ed0de87c 198MODULE_PARM_DESC(ql2xdontresethba,
08de2844
GM		 199 "Option to specify reset behaviour.\n"
200 " 0 (Default) -- Reset on failure.\n"
201 " 1 -- Do not reset on failure.\n");
ed0de87c 202
82515920
AV		 203uint ql2xmaxlun = MAX_LUNS;
204module_param(ql2xmaxlun, uint, S_IRUGO);
205MODULE_PARM_DESC(ql2xmaxlun,
206 "Defines the maximum LU number to register with the SCSI "
207 "midlayer. Default is 65535.");
208
08de2844
GM		 209int ql2xmdcapmask = 0x1F;
210module_param(ql2xmdcapmask, int, S_IRUGO);
211MODULE_PARM_DESC(ql2xmdcapmask,
212 "Set the Minidump driver capture mask level. "
6e96fa7b 213 "Default is 0x1F - Can be set to 0x3, 0x7, 0xF, 0x1F, 0x7F.");
08de2844 214
3aadff35 215int ql2xmdenable = 1;
08de2844
GM		 216module_param(ql2xmdenable, int, S_IRUGO);
217MODULE_PARM_DESC(ql2xmdenable,
218 "Enable/disable MiniDump. "
3aadff35
GM		 219 "0 - MiniDump disabled. "
220 "1 (Default) - MiniDump enabled.");
08de2844 221
1da177e4 222/*
fa2a1ce5 223 * SCSI host template entry points
1da177e4
LT		 224 */
225static int qla2xxx_slave_configure(struct scsi_device * device);
f4f051eb 226static int qla2xxx_slave_alloc(struct scsi_device *);
1e99e33a
AV		 227static int qla2xxx_scan_finished(struct Scsi_Host *, unsigned long time);
228static void qla2xxx_scan_start(struct Scsi_Host *);
f4f051eb 229static void qla2xxx_slave_destroy(struct scsi_device *);
f281233d 230static int qla2xxx_queuecommand(struct Scsi_Host *h, struct scsi_cmnd *cmd);
1da177e4
LT		 231static int qla2xxx_eh_abort(struct scsi_cmnd *);
232static int qla2xxx_eh_device_reset(struct scsi_cmnd *);
523ec773 233static int qla2xxx_eh_target_reset(struct scsi_cmnd *);
1da177e4
LT		 234static int qla2xxx_eh_bus_reset(struct scsi_cmnd *);
235static int qla2xxx_eh_host_reset(struct scsi_cmnd *);
1da177e4 236
e881a172 237static int qla2x00_change_queue_depth(struct scsi_device *, int, int);
ce7e4af7
AV		 238static int qla2x00_change_queue_type(struct scsi_device *, int);
239
a5326f86 240struct scsi_host_template qla2xxx_driver_template = {
1da177e4 241 .module = THIS_MODULE,
cb63067a 242 .name = QLA2XXX_DRIVER_NAME,
a5326f86 243 .queuecommand = qla2xxx_queuecommand,
fca29703
AV		 244
245 .eh_abort_handler = qla2xxx_eh_abort,
246 .eh_device_reset_handler = qla2xxx_eh_device_reset,
523ec773 247 .eh_target_reset_handler = qla2xxx_eh_target_reset,
fca29703
AV		 248 .eh_bus_reset_handler = qla2xxx_eh_bus_reset,
249 .eh_host_reset_handler = qla2xxx_eh_host_reset,
250
251 .slave_configure = qla2xxx_slave_configure,
252
253 .slave_alloc = qla2xxx_slave_alloc,
254 .slave_destroy = qla2xxx_slave_destroy,
ed677086
AV		 255 .scan_finished = qla2xxx_scan_finished,
256 .scan_start = qla2xxx_scan_start,
ce7e4af7
AV		 257 .change_queue_depth = qla2x00_change_queue_depth,
258 .change_queue_type = qla2x00_change_queue_type,
fca29703
AV		 259 .this_id = -1,
260 .cmd_per_lun = 3,
261 .use_clustering = ENABLE_CLUSTERING,
262 .sg_tablesize = SG_ALL,
263
264 .max_sectors = 0xFFFF,
afb046e2 265 .shost_attrs = qla2x00_host_attrs,
2d70c103
NB		 266
267 .supported_mode = MODE_INITIATOR,
fca29703
AV		 268};
269
1da177e4 270static struct scsi_transport_template *qla2xxx_transport_template = NULL;
2c3dfe3f 271struct scsi_transport_template *qla2xxx_transport_vport_template = NULL;
1da177e4 272
1da177e4
LT		 273/* TODO Convert to inlines
274 *
275 * Timer routines
276 */
1da177e4 277
2c3dfe3f 278__inline__ void
e315cd28 279qla2x00_start_timer(scsi_qla_host_t *vha, void *func, unsigned long interval)
1da177e4 280{
e315cd28
AC		 281 init_timer(&vha->timer);
282 vha->timer.expires = jiffies + interval * HZ;
283 vha->timer.data = (unsigned long)vha;
284 vha->timer.function = (void (*)(unsigned long))func;
285 add_timer(&vha->timer);
286 vha->timer_active = 1;
1da177e4
LT		 287}
288
289static inline void
e315cd28 290qla2x00_restart_timer(scsi_qla_host_t *vha, unsigned long interval)
1da177e4 291{
a9083016 292 /* Currently used for 82XX only. */
7c3df132
SK		 293 if (vha->device_flags & DFLG_DEV_FAILED) {
294 ql_dbg(ql_dbg_timer, vha, 0x600d,
295 "Device in a failed state, returning.\n");
a9083016 296 return;
7c3df132 297 }
a9083016 298
e315cd28 299 mod_timer(&vha->timer, jiffies + interval * HZ);
1da177e4
LT		 300}
301
a824ebb3 302static __inline__ void
e315cd28 303qla2x00_stop_timer(scsi_qla_host_t *vha)
1da177e4 304{
e315cd28
AC		 305 del_timer_sync(&vha->timer);
306 vha->timer_active = 0;
1da177e4
LT		 307}
308
1da177e4
LT		 309static int qla2x00_do_dpc(void *data);
310
311static void qla2x00_rst_aen(scsi_qla_host_t *);
312
73208dfd
AC		 313static int qla2x00_mem_alloc(struct qla_hw_data *, uint16_t, uint16_t,
314 struct req_que **, struct rsp_que **);
e30d1756 315static void qla2x00_free_fw_dump(struct qla_hw_data *);
e315cd28 316static void qla2x00_mem_free(struct qla_hw_data *);
1da177e4 317
1da177e4 318/* -------------------------------------------------------------------------- */
9a347ff4
CD		 319static int qla2x00_alloc_queues(struct qla_hw_data *ha, struct req_que *req,
320 struct rsp_que *rsp)
73208dfd 321{
7c3df132 322 scsi_qla_host_t *vha = pci_get_drvdata(ha->pdev);
2afa19a9 323 ha->req_q_map = kzalloc(sizeof(struct req_que *) * ha->max_req_queues,
73208dfd
AC		 324 GFP_KERNEL);
325 if (!ha->req_q_map) {
7c3df132
SK		 326 ql_log(ql_log_fatal, vha, 0x003b,
327 "Unable to allocate memory for request queue ptrs.\n");
73208dfd
AC		 328 goto fail_req_map;
329 }
330
2afa19a9 331 ha->rsp_q_map = kzalloc(sizeof(struct rsp_que *) * ha->max_rsp_queues,
73208dfd
AC		 332 GFP_KERNEL);
333 if (!ha->rsp_q_map) {
7c3df132
SK		 334 ql_log(ql_log_fatal, vha, 0x003c,
335 "Unable to allocate memory for response queue ptrs.\n");
73208dfd
AC		 336 goto fail_rsp_map;
337 }
9a347ff4
CD		 338 /*
339 * Make sure we record at least the request and response queue zero in
340 * case we need to free them if part of the probe fails.
341 */
342 ha->rsp_q_map[0] = rsp;
343 ha->req_q_map[0] = req;
73208dfd
AC		 344 set_bit(0, ha->rsp_qid_map);
345 set_bit(0, ha->req_qid_map);
346 return 1;
347
348fail_rsp_map:
349 kfree(ha->req_q_map);
350 ha->req_q_map = NULL;
351fail_req_map:
352 return -ENOMEM;
353}
354
2afa19a9 355static void qla2x00_free_req_que(struct qla_hw_data *ha, struct req_que *req)
73208dfd 356{
73208dfd
AC		 357 if (req && req->ring)
358 dma_free_coherent(&ha->pdev->dev,
359 (req->length + 1) * sizeof(request_t),
360 req->ring, req->dma);
361
8d93f550
CD		 362 if (req)
363 kfree(req->outstanding_cmds);
364
73208dfd
AC		 365 kfree(req);
366 req = NULL;
367}
368
2afa19a9
AC		 369static void qla2x00_free_rsp_que(struct qla_hw_data *ha, struct rsp_que *rsp)
370{
371 if (rsp && rsp->ring)
372 dma_free_coherent(&ha->pdev->dev,
373 (rsp->length + 1) * sizeof(response_t),
374 rsp->ring, rsp->dma);
375
376 kfree(rsp);
377 rsp = NULL;
378}
379
73208dfd
AC		 380static void qla2x00_free_queues(struct qla_hw_data *ha)
381{
382 struct req_que *req;
383 struct rsp_que *rsp;
384 int cnt;
385
2afa19a9 386 for (cnt = 0; cnt < ha->max_req_queues; cnt++) {
73208dfd 387 req = ha->req_q_map[cnt];
2afa19a9 388 qla2x00_free_req_que(ha, req);
73208dfd 389 }
73208dfd
AC		 390 kfree(ha->req_q_map);
391 ha->req_q_map = NULL;
2afa19a9
AC		 392
393 for (cnt = 0; cnt < ha->max_rsp_queues; cnt++) {
394 rsp = ha->rsp_q_map[cnt];
395 qla2x00_free_rsp_que(ha, rsp);
396 }
397 kfree(ha->rsp_q_map);
398 ha->rsp_q_map = NULL;
73208dfd
AC		 399}
400
68ca949c
AC		 401static int qla25xx_setup_mode(struct scsi_qla_host *vha)
402{
403 uint16_t options = 0;
404 int ques, req, ret;
405 struct qla_hw_data *ha = vha->hw;
406
7163ea81 407 if (!(ha->fw_attributes & BIT_6)) {
7c3df132
SK		 408 ql_log(ql_log_warn, vha, 0x00d8,
409 "Firmware is not multi-queue capable.\n");
7163ea81
AC		 410 goto fail;
411 }
68ca949c 412 if (ql2xmultique_tag) {
68ca949c
AC		 413 /* create a request queue for IO */
414 options |= BIT_7;
415 req = qla25xx_create_req_que(ha, options, 0, 0, -1,
416 QLA_DEFAULT_QUE_QOS);
417 if (!req) {
7c3df132
SK		 418 ql_log(ql_log_warn, vha, 0x00e0,
419 "Failed to create request queue.\n");
68ca949c
AC		 420 goto fail;
421 }
278274d5 422 ha->wq = alloc_workqueue("qla2xxx_wq", WQ_MEM_RECLAIM, 1);
68ca949c
AC		 423 vha->req = ha->req_q_map[req];
424 options |= BIT_1;
425 for (ques = 1; ques < ha->max_rsp_queues; ques++) {
426 ret = qla25xx_create_rsp_que(ha, options, 0, 0, req);
427 if (!ret) {
7c3df132
SK		 428 ql_log(ql_log_warn, vha, 0x00e8,
429 "Failed to create response queue.\n");
68ca949c
AC		 430 goto fail2;
431 }
432 }
7163ea81 433 ha->flags.cpu_affinity_enabled = 1;
7c3df132
SK		 434 ql_dbg(ql_dbg_multiq, vha, 0xc007,
435 "CPU affinity mode enalbed, "
436 "no. of response queues:%d no. of request queues:%d.\n",
437 ha->max_rsp_queues, ha->max_req_queues);
438 ql_dbg(ql_dbg_init, vha, 0x00e9,
439 "CPU affinity mode enalbed, "
440 "no. of response queues:%d no. of request queues:%d.\n",
441 ha->max_rsp_queues, ha->max_req_queues);
68ca949c
AC		 442 }
443 return 0;
444fail2:
445 qla25xx_delete_queues(vha);
7163ea81
AC		 446 destroy_workqueue(ha->wq);
447 ha->wq = NULL;
0cd33fcf 448 vha->req = ha->req_q_map[0];
68ca949c
AC		 449fail:
450 ha->mqenable = 0;
7163ea81
AC		 451 kfree(ha->req_q_map);
452 kfree(ha->rsp_q_map);
453 ha->max_req_queues = ha->max_rsp_queues = 1;
68ca949c
AC		 454 return 1;
455}
456
1da177e4 457static char *
e315cd28 458qla2x00_pci_info_str(struct scsi_qla_host *vha, char *str)
1da177e4 459{
e315cd28 460 struct qla_hw_data *ha = vha->hw;
1da177e4
LT		 461 static char *pci_bus_modes[] = {
462 "33", "66", "100", "133",
463 };
464 uint16_t pci_bus;
465
466 strcpy(str, "PCI");
467 pci_bus = (ha->pci_attr & (BIT_9 | BIT_10)) >> 9;
468 if (pci_bus) {
469 strcat(str, "-X (");
470 strcat(str, pci_bus_modes[pci_bus]);
471 } else {
472 pci_bus = (ha->pci_attr & BIT_8) >> 8;
473 strcat(str, " (");
474 strcat(str, pci_bus_modes[pci_bus]);
475 }
476 strcat(str, " MHz)");
477
478 return (str);
479}
480
fca29703 481static char *
e315cd28 482qla24xx_pci_info_str(struct scsi_qla_host *vha, char *str)
fca29703
AV		 483{
484 static char *pci_bus_modes[] = { "33", "66", "100", "133", };
e315cd28 485 struct qla_hw_data *ha = vha->hw;
fca29703
AV		 486 uint32_t pci_bus;
487 int pcie_reg;
488
e67f1321 489 pcie_reg = pci_pcie_cap(ha->pdev);
fca29703
AV		 490 if (pcie_reg) {
491 char lwstr[6];
492 uint16_t pcie_lstat, lspeed, lwidth;
493
e67f1321 494 pcie_reg += PCI_EXP_LNKCAP;
fca29703
AV		 495 pci_read_config_word(ha->pdev, pcie_reg, &pcie_lstat);
496 lspeed = pcie_lstat & (BIT_0 | BIT_1 | BIT_2 | BIT_3);
497 lwidth = (pcie_lstat &
498 (BIT_4 | BIT_5 | BIT_6 | BIT_7 | BIT_8 | BIT_9)) >> 4;
499
500 strcpy(str, "PCIe (");
49300af7
SK		 501 switch (lspeed) {
502 case 1:
c87a0d8c 503 strcat(str, "2.5GT/s ");
49300af7
SK		 504 break;
505 case 2:
c87a0d8c 506 strcat(str, "5.0GT/s ");
49300af7
SK		 507 break;
508 case 3:
509 strcat(str, "8.0GT/s ");
510 break;
511 default:
fca29703 512 strcat(str, "<unknown> ");
49300af7
SK		 513 break;
514 }
fca29703
AV		 515 snprintf(lwstr, sizeof(lwstr), "x%d)", lwidth);
516 strcat(str, lwstr);
517
518 return str;
519 }
520
521 strcpy(str, "PCI");
522 pci_bus = (ha->pci_attr & CSRX_PCIX_BUS_MODE_MASK) >> 8;
523 if (pci_bus == 0 || pci_bus == 8) {
524 strcat(str, " (");
525 strcat(str, pci_bus_modes[pci_bus >> 3]);
526 } else {
527 strcat(str, "-X ");
528 if (pci_bus & BIT_2)
529 strcat(str, "Mode 2");
530 else
531 strcat(str, "Mode 1");
532 strcat(str, " (");
533 strcat(str, pci_bus_modes[pci_bus & ~BIT_2]);
534 }
535 strcat(str, " MHz)");
536
537 return str;
538}
539
e5f82ab8 540static char *
e315cd28 541qla2x00_fw_version_str(struct scsi_qla_host *vha, char *str)
1da177e4
LT		 542{
543 char un_str[10];
e315cd28 544 struct qla_hw_data *ha = vha->hw;
fa2a1ce5 545
1da177e4
LT		 546 sprintf(str, "%d.%02d.%02d ", ha->fw_major_version,
547 ha->fw_minor_version,
548 ha->fw_subminor_version);
549
550 if (ha->fw_attributes & BIT_9) {
551 strcat(str, "FLX");
552 return (str);
553 }
554
555 switch (ha->fw_attributes & 0xFF) {
556 case 0x7:
557 strcat(str, "EF");
558 break;
559 case 0x17:
560 strcat(str, "TP");
561 break;
562 case 0x37:
563 strcat(str, "IP");
564 break;
565 case 0x77:
566 strcat(str, "VI");
567 break;
568 default:
569 sprintf(un_str, "(%x)", ha->fw_attributes);
570 strcat(str, un_str);
571 break;
572 }
573 if (ha->fw_attributes & 0x100)
574 strcat(str, "X");
575
576 return (str);
577}
578
e5f82ab8 579static char *
e315cd28 580qla24xx_fw_version_str(struct scsi_qla_host *vha, char *str)
fca29703 581{
e315cd28 582 struct qla_hw_data *ha = vha->hw;
f0883ac6 583
3a03eb79
AV		 584 sprintf(str, "%d.%02d.%02d (%x)", ha->fw_major_version,
585 ha->fw_minor_version, ha->fw_subminor_version, ha->fw_attributes);
fca29703 586 return str;
fca29703
AV		 587}
588
9ba56b95
GM		 589void
590qla2x00_sp_free_dma(void *vha, void *ptr)
fca29703 591{
9ba56b95
GM		 592 srb_t *sp = (srb_t *)ptr;
593 struct scsi_cmnd *cmd = GET_CMD_SP(sp);
594 struct qla_hw_data *ha = sp->fcport->vha->hw;
595 void *ctx = GET_CMD_CTX_SP(sp);
fca29703 596
9ba56b95
GM		 597 if (sp->flags & SRB_DMA_VALID) {
598 scsi_dma_unmap(cmd);
599 sp->flags &= ~SRB_DMA_VALID;
7c3df132 600 }
fca29703 601
9ba56b95
GM		 602 if (sp->flags & SRB_CRC_PROT_DMA_VALID) {
603 dma_unmap_sg(&ha->pdev->dev, scsi_prot_sglist(cmd),
604 scsi_prot_sg_count(cmd), cmd->sc_data_direction);
605 sp->flags &= ~SRB_CRC_PROT_DMA_VALID;
606 }
607
608 if (sp->flags & SRB_CRC_CTX_DSD_VALID) {
609 /* List assured to be having elements */
610 qla2x00_clean_dsd_pool(ha, sp);
611 sp->flags &= ~SRB_CRC_CTX_DSD_VALID;
612 }
613
614 if (sp->flags & SRB_CRC_CTX_DMA_VALID) {
615 dma_pool_free(ha->dl_dma_pool, ctx,
616 ((struct crc_context *)ctx)->crc_ctx_dma);
617 sp->flags &= ~SRB_CRC_CTX_DMA_VALID;
618 }
619
620 if (sp->flags & SRB_FCP_CMND_DMA_VALID) {
621 struct ct6_dsd *ctx1 = (struct ct6_dsd *)ctx;
fca29703 622
9ba56b95
GM		 623 dma_pool_free(ha->fcp_cmnd_dma_pool, ctx1->fcp_cmnd,
624 ctx1->fcp_cmnd_dma);
625 list_splice(&ctx1->dsd_list, &ha->gbl_dsd_list);
626 ha->gbl_dsd_inuse -= ctx1->dsd_use_cnt;
627 ha->gbl_dsd_avail += ctx1->dsd_use_cnt;
628 mempool_free(ctx1, ha->ctx_mempool);
629 ctx1 = NULL;
630 }
631
632 CMD_SP(cmd) = NULL;
b00ee7d7 633 qla2x00_rel_sp(sp->fcport->vha, sp);
9ba56b95
GM		 634}
635
636static void
637qla2x00_sp_compl(void *data, void *ptr, int res)
638{
639 struct qla_hw_data *ha = (struct qla_hw_data *)data;
640 srb_t *sp = (srb_t *)ptr;
641 struct scsi_cmnd *cmd = GET_CMD_SP(sp);
642
643 cmd->result = res;
644
645 if (atomic_read(&sp->ref_count) == 0) {
646 ql_dbg(ql_dbg_io, sp->fcport->vha, 0x3015,
647 "SP reference-count to ZERO -- sp=%p cmd=%p.\n",
648 sp, GET_CMD_SP(sp));
649 if (ql2xextended_error_logging & ql_dbg_io)
650 BUG();
651 return;
652 }
653 if (!atomic_dec_and_test(&sp->ref_count))
654 return;
655
656 qla2x00_sp_free_dma(ha, sp);
657 cmd->scsi_done(cmd);
fca29703
AV		 658}
659
1da177e4 660static int
f5e3e40b 661qla2xxx_queuecommand(struct Scsi_Host *host, struct scsi_cmnd *cmd)
fca29703 662{
134ae078 663 scsi_qla_host_t *vha = shost_priv(host);
fca29703 664 fc_port_t *fcport = (struct fc_port *) cmd->device->hostdata;
19a7b4ae 665 struct fc_rport *rport = starget_to_rport(scsi_target(cmd->device));
e315cd28
AC		 666 struct qla_hw_data *ha = vha->hw;
667 struct scsi_qla_host *base_vha = pci_get_drvdata(ha->pdev);
fca29703
AV		 668 srb_t *sp;
669 int rval;
670
85880801 671 if (ha->flags.eeh_busy) {
7c3df132 672 if (ha->flags.pci_channel_io_perm_failure) {
5f28d2d7 673 ql_dbg(ql_dbg_aer, vha, 0x9010,
7c3df132
SK		 674 "PCI Channel IO permanent failure, exiting "
675 "cmd=%p.\n", cmd);
b9b12f73 676 cmd->result = DID_NO_CONNECT << 16;
7c3df132 677 } else {
5f28d2d7 678 ql_dbg(ql_dbg_aer, vha, 0x9011,
7c3df132 679 "EEH_Busy, Requeuing the cmd=%p.\n", cmd);
85880801 680 cmd->result = DID_REQUEUE << 16;
7c3df132 681 }
14e660e6
SJ		 682 goto qc24_fail_command;
683 }
684
19a7b4ae
JSEC		 685 rval = fc_remote_port_chkready(rport);
686 if (rval) {
687 cmd->result = rval;
5f28d2d7 688 ql_dbg(ql_dbg_io + ql_dbg_verbose, vha, 0x3003,
7c3df132
SK		 689 "fc_remote_port_chkready failed for cmd=%p, rval=0x%x.\n",
690 cmd, rval);
fca29703
AV		 691 goto qc24_fail_command;
692 }
693
bad75002
AE		 694 if (!vha->flags.difdix_supported &&
695 scsi_get_prot_op(cmd) != SCSI_PROT_NORMAL) {
7c3df132
SK		 696 ql_dbg(ql_dbg_io, vha, 0x3004,
697 "DIF Cap not reg, fail DIF capable cmd's:%p.\n",
698 cmd);
bad75002
AE		 699 cmd->result = DID_NO_CONNECT << 16;
700 goto qc24_fail_command;
701 }
aa651be8
CD		 702
703 if (!fcport) {
704 cmd->result = DID_NO_CONNECT << 16;
705 goto qc24_fail_command;
706 }
707
fca29703
AV		 708 if (atomic_read(&fcport->state) != FCS_ONLINE) {
709 if (atomic_read(&fcport->state) == FCS_DEVICE_DEAD ||
38170fa8 710 atomic_read(&base_vha->loop_state) == LOOP_DEAD) {
7c3df132
SK		 711 ql_dbg(ql_dbg_io, vha, 0x3005,
712 "Returning DNC, fcport_state=%d loop_state=%d.\n",
713 atomic_read(&fcport->state),
714 atomic_read(&base_vha->loop_state));
fca29703
AV		 715 cmd->result = DID_NO_CONNECT << 16;
716 goto qc24_fail_command;
717 }
7b594131 718 goto qc24_target_busy;
fca29703
AV		 719 }
720
b00ee7d7 721 sp = qla2x00_get_sp(vha, fcport, GFP_ATOMIC);
3c290d0b
CD		 722 if (!sp) {
723 set_bit(HOST_RAMP_DOWN_QUEUE_DEPTH, &vha->dpc_flags);
f5e3e40b 724 goto qc24_host_busy;
3c290d0b 725 }
fca29703 726
9ba56b95
GM		 727 sp->u.scmd.cmd = cmd;
728 sp->type = SRB_SCSI_CMD;
729 atomic_set(&sp->ref_count, 1);
730 CMD_SP(cmd) = (void *)sp;
731 sp->free = qla2x00_sp_free_dma;
732 sp->done = qla2x00_sp_compl;
733
e315cd28 734 rval = ha->isp_ops->start_scsi(sp);
7c3df132 735 if (rval != QLA_SUCCESS) {
53016ed3 736 ql_dbg(ql_dbg_io + ql_dbg_verbose, vha, 0x3013,
7c3df132 737 "Start scsi failed rval=%d for cmd=%p.\n", rval, cmd);
3c290d0b 738 set_bit(HOST_RAMP_DOWN_QUEUE_DEPTH, &vha->dpc_flags);
fca29703 739 goto qc24_host_busy_free_sp;
7c3df132 740 }
fca29703 741
fca29703
AV		 742 return 0;
743
744qc24_host_busy_free_sp:
9ba56b95 745 qla2x00_sp_free_dma(ha, sp);
fca29703 746
f5e3e40b 747qc24_host_busy:
fca29703
AV		 748 return SCSI_MLQUEUE_HOST_BUSY;
749
7b594131
MC		 750qc24_target_busy:
751 return SCSI_MLQUEUE_TARGET_BUSY;
752
fca29703 753qc24_fail_command:
f5e3e40b 754 cmd->scsi_done(cmd);
fca29703
AV		 755
756 return 0;
757}
758
1da177e4
LT		 759/*
760 * qla2x00_eh_wait_on_command
761 * Waits for the command to be returned by the Firmware for some
762 * max time.
763 *
764 * Input:
1da177e4 765 * cmd = Scsi Command to wait on.
1da177e4
LT		 766 *
767 * Return:
768 * Not Found : 0
769 * Found : 1
770 */
771static int
e315cd28 772qla2x00_eh_wait_on_command(struct scsi_cmnd *cmd)
1da177e4 773{
fe74c71f
AV		 774#define ABORT_POLLING_PERIOD 1000
775#define ABORT_WAIT_ITER ((10 * 1000) / (ABORT_POLLING_PERIOD))
f4f051eb 776 unsigned long wait_iter = ABORT_WAIT_ITER;
85880801
AV		 777 scsi_qla_host_t *vha = shost_priv(cmd->device->host);
778 struct qla_hw_data *ha = vha->hw;
f4f051eb 779 int ret = QLA_SUCCESS;
1da177e4 780
85880801 781 if (unlikely(pci_channel_offline(ha->pdev)) || ha->flags.eeh_busy) {
7c3df132
SK		 782 ql_dbg(ql_dbg_taskm, vha, 0x8005,
783 "Return:eh_wait.\n");
85880801
AV		 784 return ret;
785 }
786
d970432c 787 while (CMD_SP(cmd) && wait_iter--) {
fe74c71f 788 msleep(ABORT_POLLING_PERIOD);
f4f051eb 789 }
790 if (CMD_SP(cmd))
791 ret = QLA_FUNCTION_FAILED;
1da177e4 792
f4f051eb 793 return ret;
1da177e4
LT		 794}
795
796/*
797 * qla2x00_wait_for_hba_online
fa2a1ce5 798 * Wait till the HBA is online after going through
1da177e4
LT		 799 * <= MAX_RETRIES_OF_ISP_ABORT or
800 * finally HBA is disabled ie marked offline
801 *
802 * Input:
803 * ha - pointer to host adapter structure
fa2a1ce5
AV		 804 *
805 * Note:
1da177e4
LT		 806 * Does context switching-Release SPIN_LOCK
807 * (if any) before calling this routine.
808 *
809 * Return:
810 * Success (Adapter is online) : 0
811 * Failed (Adapter is offline/disabled) : 1
812 */
854165f4 813int
e315cd28 814qla2x00_wait_for_hba_online(scsi_qla_host_t *vha)
1da177e4 815{
fca29703
AV		 816 int return_status;
817 unsigned long wait_online;
e315cd28
AC		 818 struct qla_hw_data *ha = vha->hw;
819 scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
1da177e4 820
fa2a1ce5 821 wait_online = jiffies + (MAX_LOOP_TIMEOUT * HZ);
e315cd28
AC		 822 while (((test_bit(ISP_ABORT_NEEDED, &base_vha->dpc_flags)) ||
823 test_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags) ||
824 test_bit(ISP_ABORT_RETRY, &base_vha->dpc_flags) ||
825 ha->dpc_active) && time_before(jiffies, wait_online)) {
1da177e4
LT		 826
827 msleep(1000);
828 }
e315cd28 829 if (base_vha->flags.online)
fa2a1ce5 830 return_status = QLA_SUCCESS;
1da177e4
LT		 831 else
832 return_status = QLA_FUNCTION_FAILED;
833
1da177e4
LT		 834 return (return_status);
835}
836
86fbee86
LC		 837/*
838 * qla2x00_wait_for_reset_ready
839 * Wait till the HBA is online after going through
840 * <= MAX_RETRIES_OF_ISP_ABORT or
841 * finally HBA is disabled ie marked offline or flash
842 * operations are in progress.
843 *
844 * Input:
845 * ha - pointer to host adapter structure
846 *
847 * Note:
848 * Does context switching-Release SPIN_LOCK
849 * (if any) before calling this routine.
850 *
851 * Return:
852 * Success (Adapter is online/no flash ops) : 0
853 * Failed (Adapter is offline/disabled/flash ops in progress) : 1
854 */
3dbe756a 855static int
86fbee86
LC		 856qla2x00_wait_for_reset_ready(scsi_qla_host_t *vha)
857{
858 int return_status;
859 unsigned long wait_online;
860 struct qla_hw_data *ha = vha->hw;
861 scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
862
863 wait_online = jiffies + (MAX_LOOP_TIMEOUT * HZ);
864 while (((test_bit(ISP_ABORT_NEEDED, &base_vha->dpc_flags)) ||
865 test_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags) ||
866 test_bit(ISP_ABORT_RETRY, &base_vha->dpc_flags) ||
867 ha->optrom_state != QLA_SWAITING ||
868 ha->dpc_active) && time_before(jiffies, wait_online))
869 msleep(1000);
870
871 if (base_vha->flags.online && ha->optrom_state == QLA_SWAITING)
872 return_status = QLA_SUCCESS;
873 else
874 return_status = QLA_FUNCTION_FAILED;
875
7c3df132
SK		 876 ql_dbg(ql_dbg_taskm, vha, 0x8019,
877 "%s return status=%d.\n", __func__, return_status);
86fbee86
LC		 878
879 return return_status;
880}
881
2533cf67
LC		 882int
883qla2x00_wait_for_chip_reset(scsi_qla_host_t *vha)
884{
885 int return_status;
886 unsigned long wait_reset;
887 struct qla_hw_data *ha = vha->hw;
888 scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
889
890 wait_reset = jiffies + (MAX_LOOP_TIMEOUT * HZ);
891 while (((test_bit(ISP_ABORT_NEEDED, &base_vha->dpc_flags)) ||
892 test_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags) ||
893 test_bit(ISP_ABORT_RETRY, &base_vha->dpc_flags) ||
894 ha->dpc_active) && time_before(jiffies, wait_reset)) {
895
896 msleep(1000);
897
898 if (!test_bit(ISP_ABORT_NEEDED, &base_vha->dpc_flags) &&
899 ha->flags.chip_reset_done)
900 break;
901 }
902 if (ha->flags.chip_reset_done)
903 return_status = QLA_SUCCESS;
904 else
905 return_status = QLA_FUNCTION_FAILED;
906
907 return return_status;
908}
909
083a469d
GM		 910static void
911sp_get(struct srb *sp)
912{
913 atomic_inc(&sp->ref_count);
914}
915
1da177e4
LT		 916/**************************************************************************
917* qla2xxx_eh_abort
918*
919* Description:
920* The abort function will abort the specified command.
921*
922* Input:
923* cmd = Linux SCSI command packet to be aborted.
924*
925* Returns:
926* Either SUCCESS or FAILED.
927*
928* Note:
2ea00202 929* Only return FAILED if command not returned by firmware.
1da177e4 930**************************************************************************/
e5f82ab8 931static int
1da177e4
LT		 932qla2xxx_eh_abort(struct scsi_cmnd *cmd)
933{
e315cd28 934 scsi_qla_host_t *vha = shost_priv(cmd->device->host);
f4f051eb 935 srb_t *sp;
4e98d3b8 936 int ret;
f4f051eb 937 unsigned int id, lun;
18e144d3 938 unsigned long flags;
2ea00202 939 int wait = 0;
e315cd28 940 struct qla_hw_data *ha = vha->hw;
1da177e4 941
f4f051eb 942 if (!CMD_SP(cmd))
2ea00202 943 return SUCCESS;
1da177e4 944
4e98d3b8
AV		 945 ret = fc_block_scsi_eh(cmd);
946 if (ret != 0)
947 return ret;
948 ret = SUCCESS;
949
f4f051eb 950 id = cmd->device->id;
951 lun = cmd->device->lun;
1da177e4 952
e315cd28 953 spin_lock_irqsave(&ha->hardware_lock, flags);
170babc3
MC		 954 sp = (srb_t *) CMD_SP(cmd);
955 if (!sp) {
956 spin_unlock_irqrestore(&ha->hardware_lock, flags);
957 return SUCCESS;
958 }
1da177e4 959
7c3df132 960 ql_dbg(ql_dbg_taskm, vha, 0x8002,
cfb0919c
CD		 961 "Aborting from RISC nexus=%ld:%d:%d sp=%p cmd=%p\n",
962 vha->host_no, id, lun, sp, cmd);
17d98630 963
170babc3
MC		 964 /* Get a reference to the sp and drop the lock.*/
965 sp_get(sp);
083a469d 966
e315cd28 967 spin_unlock_irqrestore(&ha->hardware_lock, flags);
170babc3 968 if (ha->isp_ops->abort_command(sp)) {
a55aac79 969 ret = FAILED;
7c3df132 970 ql_dbg(ql_dbg_taskm, vha, 0x8003,
cfb0919c 971 "Abort command mbx failed cmd=%p.\n", cmd);
170babc3 972 } else {
7c3df132 973 ql_dbg(ql_dbg_taskm, vha, 0x8004,
cfb0919c 974 "Abort command mbx success cmd=%p.\n", cmd);
170babc3
MC		 975 wait = 1;
976 }
75942064
SK		 977
978 spin_lock_irqsave(&ha->hardware_lock, flags);
9ba56b95 979 sp->done(ha, sp, 0);
75942064 980 spin_unlock_irqrestore(&ha->hardware_lock, flags);
1da177e4 981
bc91ade9
CD		 982 /* Did the command return during mailbox execution? */
983 if (ret == FAILED && !CMD_SP(cmd))
984 ret = SUCCESS;
985
f4f051eb 986 /* Wait for the command to be returned. */
2ea00202 987 if (wait) {
e315cd28 988 if (qla2x00_eh_wait_on_command(cmd) != QLA_SUCCESS) {
7c3df132 989 ql_log(ql_log_warn, vha, 0x8006,
cfb0919c 990 "Abort handler timed out cmd=%p.\n", cmd);
2ea00202 991 ret = FAILED;
f4f051eb 992 }
1da177e4 993 }
1da177e4 994
7c3df132 995 ql_log(ql_log_info, vha, 0x801c,
cfb0919c
CD		 996 "Abort command issued nexus=%ld:%d:%d -- %d %x.\n",
997 vha->host_no, id, lun, wait, ret);
1da177e4 998
f4f051eb 999 return ret;
1000}
1da177e4 1001
4d78c973 1002int
e315cd28 1003qla2x00_eh_wait_for_pending_commands(scsi_qla_host_t *vha, unsigned int t,
4d78c973 1004 unsigned int l, enum nexus_wait_type type)
f4f051eb 1005{
17d98630 1006 int cnt, match, status;
18e144d3 1007 unsigned long flags;
e315cd28 1008 struct qla_hw_data *ha = vha->hw;
73208dfd 1009 struct req_que *req;
4d78c973 1010 srb_t *sp;
9ba56b95 1011 struct scsi_cmnd *cmd;
1da177e4 1012
523ec773 1013 status = QLA_SUCCESS;
17d98630 1014
e315cd28 1015 spin_lock_irqsave(&ha->hardware_lock, flags);
67c2e93a 1016 req = vha->req;
17d98630 1017 for (cnt = 1; status == QLA_SUCCESS &&
8d93f550 1018 cnt < req->num_outstanding_cmds; cnt++) {
17d98630
AC		 1019 sp = req->outstanding_cmds[cnt];
1020 if (!sp)
523ec773 1021 continue;
9ba56b95 1022 if (sp->type != SRB_SCSI_CMD)
cf53b069 1023 continue;
17d98630
AC		 1024 if (vha->vp_idx != sp->fcport->vha->vp_idx)
1025 continue;
1026 match = 0;
9ba56b95 1027 cmd = GET_CMD_SP(sp);
17d98630
AC		 1028 switch (type) {
1029 case WAIT_HOST:
1030 match = 1;
1031 break;
1032 case WAIT_TARGET:
9ba56b95 1033 match = cmd->device->id == t;
17d98630
AC		 1034 break;
1035 case WAIT_LUN:
9ba56b95
GM		 1036 match = (cmd->device->id == t &&
1037 cmd->device->lun == l);
17d98630 1038 break;
73208dfd 1039 }
17d98630
AC		 1040 if (!match)
1041 continue;
1042
1043 spin_unlock_irqrestore(&ha->hardware_lock, flags);
9ba56b95 1044 status = qla2x00_eh_wait_on_command(cmd);
17d98630 1045 spin_lock_irqsave(&ha->hardware_lock, flags);
1da177e4 1046 }
e315cd28 1047 spin_unlock_irqrestore(&ha->hardware_lock, flags);
523ec773
AV		 1048
1049 return status;
1da177e4
LT		 1050}
1051
523ec773
AV		 1052static char *reset_errors[] = {
1053 "HBA not online",
1054 "HBA not ready",
1055 "Task management failed",
1056 "Waiting for command completions",
1057};
1da177e4 1058
e5f82ab8 1059static int
523ec773 1060__qla2xxx_eh_generic_reset(char *name, enum nexus_wait_type type,
2afa19a9 1061 struct scsi_cmnd *cmd, int (*do_reset)(struct fc_port *, unsigned int, int))
1da177e4 1062{
e315cd28 1063 scsi_qla_host_t *vha = shost_priv(cmd->device->host);
bdf79621 1064 fc_port_t *fcport = (struct fc_port *) cmd->device->hostdata;
523ec773 1065 int err;
1da177e4 1066
7c3df132 1067 if (!fcport) {
523ec773 1068 return FAILED;
7c3df132 1069 }
1da177e4 1070
4e98d3b8
AV		 1071 err = fc_block_scsi_eh(cmd);
1072 if (err != 0)
1073 return err;
1074
7c3df132 1075 ql_log(ql_log_info, vha, 0x8009,
cfb0919c 1076 "%s RESET ISSUED nexus=%ld:%d:%d cmd=%p.\n", name, vha->host_no,
7c3df132 1077 cmd->device->id, cmd->device->lun, cmd);
1da177e4 1078
523ec773 1079 err = 0;
7c3df132
SK		 1080 if (qla2x00_wait_for_hba_online(vha) != QLA_SUCCESS) {
1081 ql_log(ql_log_warn, vha, 0x800a,
1082 "Wait for hba online failed for cmd=%p.\n", cmd);
523ec773 1083 goto eh_reset_failed;
7c3df132 1084 }
523ec773 1085 err = 2;
2afa19a9 1086 if (do_reset(fcport, cmd->device->lun, cmd->request->cpu + 1)
7c3df132
SK		 1087 != QLA_SUCCESS) {
1088 ql_log(ql_log_warn, vha, 0x800c,
1089 "do_reset failed for cmd=%p.\n", cmd);
523ec773 1090 goto eh_reset_failed;
7c3df132 1091 }
523ec773 1092 err = 3;
e315cd28 1093 if (qla2x00_eh_wait_for_pending_commands(vha, cmd->device->id,
7c3df132
SK		 1094 cmd->device->lun, type) != QLA_SUCCESS) {
1095 ql_log(ql_log_warn, vha, 0x800d,
d6a03581 1096 "wait for pending cmds failed for cmd=%p.\n", cmd);
523ec773 1097 goto eh_reset_failed;
7c3df132 1098 }
523ec773 1099
7c3df132 1100 ql_log(ql_log_info, vha, 0x800e,
cfb0919c
CD		 1101 "%s RESET SUCCEEDED nexus:%ld:%d:%d cmd=%p.\n", name,
1102 vha->host_no, cmd->device->id, cmd->device->lun, cmd);
523ec773
AV		 1103
1104 return SUCCESS;
1105
4d78c973 1106eh_reset_failed:
7c3df132 1107 ql_log(ql_log_info, vha, 0x800f,
cfb0919c
CD		 1108 "%s RESET FAILED: %s nexus=%ld:%d:%d cmd=%p.\n", name,
1109 reset_errors[err], vha->host_no, cmd->device->id, cmd->device->lun,
1110 cmd);
523ec773
AV		 1111 return FAILED;
1112}
1da177e4 1113
523ec773
AV		 1114static int
1115qla2xxx_eh_device_reset(struct scsi_cmnd *cmd)
1116{
e315cd28
AC		 1117 scsi_qla_host_t *vha = shost_priv(cmd->device->host);
1118 struct qla_hw_data *ha = vha->hw;
1da177e4 1119
523ec773
AV		 1120 return __qla2xxx_eh_generic_reset("DEVICE", WAIT_LUN, cmd,
1121 ha->isp_ops->lun_reset);
1da177e4
LT		 1122}
1123
1da177e4 1124static int
523ec773 1125qla2xxx_eh_target_reset(struct scsi_cmnd *cmd)
1da177e4 1126{
e315cd28
AC		 1127 scsi_qla_host_t *vha = shost_priv(cmd->device->host);
1128 struct qla_hw_data *ha = vha->hw;
1da177e4 1129
523ec773
AV		 1130 return __qla2xxx_eh_generic_reset("TARGET", WAIT_TARGET, cmd,
1131 ha->isp_ops->target_reset);
1da177e4
LT		 1132}
1133
1da177e4
LT		 1134/**************************************************************************
1135* qla2xxx_eh_bus_reset
1136*
1137* Description:
1138* The bus reset function will reset the bus and abort any executing
1139* commands.
1140*
1141* Input:
1142* cmd = Linux SCSI command packet of the command that cause the
1143* bus reset.
1144*
1145* Returns:
1146* SUCCESS/FAILURE (defined as macro in scsi.h).
1147*
1148**************************************************************************/
e5f82ab8 1149static int
1da177e4
LT		 1150qla2xxx_eh_bus_reset(struct scsi_cmnd *cmd)
1151{
e315cd28 1152 scsi_qla_host_t *vha = shost_priv(cmd->device->host);
bdf79621 1153 fc_port_t *fcport = (struct fc_port *) cmd->device->hostdata;
2c3dfe3f 1154 int ret = FAILED;
f4f051eb 1155 unsigned int id, lun;
f4f051eb 1156
f4f051eb 1157 id = cmd->device->id;
1158 lun = cmd->device->lun;
1da177e4 1159
7c3df132 1160 if (!fcport) {
f4f051eb 1161 return ret;
7c3df132 1162 }
1da177e4 1163
4e98d3b8
AV		 1164 ret = fc_block_scsi_eh(cmd);
1165 if (ret != 0)
1166 return ret;
1167 ret = FAILED;
1168
7c3df132 1169 ql_log(ql_log_info, vha, 0x8012,
46270afe 1170 "BUS RESET ISSUED nexus=%ld:%d:%d.\n", vha->host_no, id, lun);
1da177e4 1171
e315cd28 1172 if (qla2x00_wait_for_hba_online(vha) != QLA_SUCCESS) {
7c3df132
SK		 1173 ql_log(ql_log_fatal, vha, 0x8013,
1174 "Wait for hba online failed board disabled.\n");
f4f051eb 1175 goto eh_bus_reset_done;
1da177e4
LT		 1176 }
1177
ad537689
SK		 1178 if (qla2x00_loop_reset(vha) == QLA_SUCCESS)
1179 ret = SUCCESS;
1180
f4f051eb 1181 if (ret == FAILED)
1182 goto eh_bus_reset_done;
1da177e4 1183
9a41a62b 1184 /* Flush outstanding commands. */
4d78c973 1185 if (qla2x00_eh_wait_for_pending_commands(vha, 0, 0, WAIT_HOST) !=
7c3df132
SK		 1186 QLA_SUCCESS) {
1187 ql_log(ql_log_warn, vha, 0x8014,
1188 "Wait for pending commands failed.\n");
9a41a62b 1189 ret = FAILED;
7c3df132 1190 }
1da177e4 1191
f4f051eb 1192eh_bus_reset_done:
7c3df132 1193 ql_log(ql_log_warn, vha, 0x802b,
cfb0919c 1194 "BUS RESET %s nexus=%ld:%d:%d.\n",
d6a03581 1195 (ret == FAILED) ? "FAILED" : "SUCCEEDED", vha->host_no, id, lun);
1da177e4 1196
f4f051eb 1197 return ret;
1da177e4
LT		 1198}
1199
1200/**************************************************************************
1201* qla2xxx_eh_host_reset
1202*
1203* Description:
1204* The reset function will reset the Adapter.
1205*
1206* Input:
1207* cmd = Linux SCSI command packet of the command that cause the
1208* adapter reset.
1209*
1210* Returns:
1211* Either SUCCESS or FAILED.
1212*
1213* Note:
1214**************************************************************************/
e5f82ab8 1215static int
1da177e4
LT		 1216qla2xxx_eh_host_reset(struct scsi_cmnd *cmd)
1217{
e315cd28 1218 scsi_qla_host_t *vha = shost_priv(cmd->device->host);
e315cd28 1219 struct qla_hw_data *ha = vha->hw;
2c3dfe3f 1220 int ret = FAILED;
f4f051eb 1221 unsigned int id, lun;
e315cd28 1222 scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
1da177e4 1223
f4f051eb 1224 id = cmd->device->id;
1225 lun = cmd->device->lun;
f4f051eb 1226
7c3df132 1227 ql_log(ql_log_info, vha, 0x8018,
cfb0919c 1228 "ADAPTER RESET ISSUED nexus=%ld:%d:%d.\n", vha->host_no, id, lun);
1da177e4 1229
86fbee86 1230 if (qla2x00_wait_for_reset_ready(vha) != QLA_SUCCESS)
f4f051eb 1231 goto eh_host_reset_lock;
1da177e4 1232
e315cd28
AC		 1233 if (vha != base_vha) {
1234 if (qla2x00_vp_abort_isp(vha))
f4f051eb 1235 goto eh_host_reset_lock;
e315cd28 1236 } else {
a9083016
GM		 1237 if (IS_QLA82XX(vha->hw)) {
1238 if (!qla82xx_fcoe_ctx_reset(vha)) {
1239 /* Ctx reset success */
1240 ret = SUCCESS;
1241 goto eh_host_reset_lock;
1242 }
1243 /* fall thru if ctx reset failed */
1244 }
68ca949c
AC		 1245 if (ha->wq)
1246 flush_workqueue(ha->wq);
1247
e315cd28 1248 set_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
a9083016 1249 if (ha->isp_ops->abort_isp(base_vha)) {
e315cd28
AC		 1250 clear_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
1251 /* failed. schedule dpc to try */
1252 set_bit(ISP_ABORT_NEEDED, &base_vha->dpc_flags);
1253
7c3df132
SK		 1254 if (qla2x00_wait_for_hba_online(vha) != QLA_SUCCESS) {
1255 ql_log(ql_log_warn, vha, 0x802a,
1256 "wait for hba online failed.\n");
e315cd28 1257 goto eh_host_reset_lock;
7c3df132 1258 }
e315cd28
AC		 1259 }
1260 clear_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
fa2a1ce5 1261 }
1da177e4 1262
e315cd28 1263 /* Waiting for command to be returned to OS.*/
4d78c973 1264 if (qla2x00_eh_wait_for_pending_commands(vha, 0, 0, WAIT_HOST) ==
e315cd28 1265 QLA_SUCCESS)
f4f051eb 1266 ret = SUCCESS;
1da177e4 1267
f4f051eb 1268eh_host_reset_lock:
cfb0919c
CD		 1269 ql_log(ql_log_info, vha, 0x8017,
1270 "ADAPTER RESET %s nexus=%ld:%d:%d.\n",
1271 (ret == FAILED) ? "FAILED" : "SUCCEEDED", vha->host_no, id, lun);
1da177e4 1272
f4f051eb 1273 return ret;
1274}
1da177e4
LT		 1275
1276/*
1277* qla2x00_loop_reset
1278* Issue loop reset.
1279*
1280* Input:
1281* ha = adapter block pointer.
1282*
1283* Returns:
1284* 0 = success
1285*/
a4722cf2 1286int
e315cd28 1287qla2x00_loop_reset(scsi_qla_host_t *vha)
1da177e4 1288{
0c8c39af 1289 int ret;
bdf79621 1290 struct fc_port *fcport;
e315cd28 1291 struct qla_hw_data *ha = vha->hw;
1da177e4 1292
f4c496c1 1293 if (ql2xtargetreset == 1 && ha->flags.enable_target_reset) {
55e5ed27
AV		 1294 list_for_each_entry(fcport, &vha->vp_fcports, list) {
1295 if (fcport->port_type != FCT_TARGET)
1296 continue;
1297
1298 ret = ha->isp_ops->target_reset(fcport, 0, 0);
1299 if (ret != QLA_SUCCESS) {
7c3df132
SK		 1300 ql_dbg(ql_dbg_taskm, vha, 0x802c,
1301 "Bus Reset failed: Target Reset=%d "
1302 "d_id=%x.\n", ret, fcport->d_id.b24);
55e5ed27
AV		 1303 }
1304 }
1305 }
1306
6246b8a1 1307 if (ha->flags.enable_lip_full_login && !IS_CNA_CAPABLE(ha)) {
0b7e7c53
AV		 1308 atomic_set(&vha->loop_state, LOOP_DOWN);
1309 atomic_set(&vha->loop_down_timer, LOOP_DOWN_TIME);
1310 qla2x00_mark_all_devices_lost(vha, 0);
e315cd28 1311 ret = qla2x00_full_login_lip(vha);
0c8c39af 1312 if (ret != QLA_SUCCESS) {
7c3df132
SK		 1313 ql_dbg(ql_dbg_taskm, vha, 0x802d,
1314 "full_login_lip=%d.\n", ret);
749af3d5 1315 }
0c8c39af
AV		 1316 }
1317
0d6e61bc 1318 if (ha->flags.enable_lip_reset) {
e315cd28 1319 ret = qla2x00_lip_reset(vha);
ad537689 1320 if (ret != QLA_SUCCESS)
7c3df132
SK		 1321 ql_dbg(ql_dbg_taskm, vha, 0x802e,
1322 "lip_reset failed (%d).\n", ret);
1da177e4
LT		 1323 }
1324
1da177e4 1325 /* Issue marker command only when we are going to start the I/O */
e315cd28 1326 vha->marker_needed = 1;
1da177e4 1327
0c8c39af 1328 return QLA_SUCCESS;
1da177e4
LT		 1329}
1330
df4bf0bb 1331void
e315cd28 1332qla2x00_abort_all_cmds(scsi_qla_host_t *vha, int res)
df4bf0bb 1333{
73208dfd 1334 int que, cnt;
df4bf0bb
AV		 1335 unsigned long flags;
1336 srb_t *sp;
e315cd28 1337 struct qla_hw_data *ha = vha->hw;
73208dfd 1338 struct req_que *req;
df4bf0bb
AV		 1339
1340 spin_lock_irqsave(&ha->hardware_lock, flags);
2afa19a9 1341 for (que = 0; que < ha->max_req_queues; que++) {
29bdccbe 1342 req = ha->req_q_map[que];
73208dfd
AC		 1343 if (!req)
1344 continue;
8d93f550
CD		 1345 if (!req->outstanding_cmds)
1346 continue;
1347 for (cnt = 1; cnt < req->num_outstanding_cmds; cnt++) {
73208dfd 1348 sp = req->outstanding_cmds[cnt];
e612d465 1349 if (sp) {
73208dfd 1350 req->outstanding_cmds[cnt] = NULL;
9ba56b95 1351 sp->done(vha, sp, res);
73208dfd 1352 }
df4bf0bb
AV		 1353 }
1354 }
1355 spin_unlock_irqrestore(&ha->hardware_lock, flags);
1356}
1357
f4f051eb 1358static int
1359qla2xxx_slave_alloc(struct scsi_device *sdev)
1da177e4 1360{
bdf79621 1361 struct fc_rport *rport = starget_to_rport(scsi_target(sdev));
1da177e4 1362
19a7b4ae 1363 if (!rport || fc_remote_port_chkready(rport))
f4f051eb 1364 return -ENXIO;
bdf79621 1365
19a7b4ae 1366 sdev->hostdata = *(fc_port_t **)rport->dd_data;
1da177e4 1367
f4f051eb 1368 return 0;
1369}
1da177e4 1370
f4f051eb 1371static int
1372qla2xxx_slave_configure(struct scsi_device *sdev)
1373{
e315cd28 1374 scsi_qla_host_t *vha = shost_priv(sdev->host);
2afa19a9 1375 struct req_que *req = vha->req;
8482e118 1376
9e522cd8
AE		 1377 if (IS_T10_PI_CAPABLE(vha->hw))
1378 blk_queue_update_dma_alignment(sdev->request_queue, 0x7);
1379
f4f051eb 1380 if (sdev->tagged_supported)
73208dfd 1381 scsi_activate_tcq(sdev, req->max_q_depth);
f4f051eb 1382 else
73208dfd 1383 scsi_deactivate_tcq(sdev, req->max_q_depth);
f4f051eb 1384 return 0;
1385}
1da177e4 1386
f4f051eb 1387static void
1388qla2xxx_slave_destroy(struct scsi_device *sdev)
1389{
1390 sdev->hostdata = NULL;
1da177e4
LT		 1391}
1392
c45dd305
GM		 1393static void qla2x00_handle_queue_full(struct scsi_device *sdev, int qdepth)
1394{
1395 fc_port_t *fcport = (struct fc_port *) sdev->hostdata;
1396
1397 if (!scsi_track_queue_full(sdev, qdepth))
1398 return;
1399
7c3df132 1400 ql_dbg(ql_dbg_io, fcport->vha, 0x3029,
cfb0919c
CD		 1401 "Queue depth adjusted-down to %d for nexus=%ld:%d:%d.\n",
1402 sdev->queue_depth, fcport->vha->host_no, sdev->id, sdev->lun);
c45dd305
GM		 1403}
1404
1405static void qla2x00_adjust_sdev_qdepth_up(struct scsi_device *sdev, int qdepth)
1406{
1407 fc_port_t *fcport = sdev->hostdata;
1408 struct scsi_qla_host *vha = fcport->vha;
c45dd305
GM		 1409 struct req_que *req = NULL;
1410
1411 req = vha->req;
1412 if (!req)
1413 return;
1414
1415 if (req->max_q_depth <= sdev->queue_depth || req->max_q_depth < qdepth)
1416 return;
1417
1418 if (sdev->ordered_tags)
1419 scsi_adjust_queue_depth(sdev, MSG_ORDERED_TAG, qdepth);
1420 else
1421 scsi_adjust_queue_depth(sdev, MSG_SIMPLE_TAG, qdepth);
1422
7c3df132 1423 ql_dbg(ql_dbg_io, vha, 0x302a,
cfb0919c
CD		 1424 "Queue depth adjusted-up to %d for nexus=%ld:%d:%d.\n",
1425 sdev->queue_depth, fcport->vha->host_no, sdev->id, sdev->lun);
c45dd305
GM		 1426}
1427
ce7e4af7 1428static int
e881a172 1429qla2x00_change_queue_depth(struct scsi_device *sdev, int qdepth, int reason)
ce7e4af7 1430{
c45dd305
GM		 1431 switch (reason) {
1432 case SCSI_QDEPTH_DEFAULT:
1433 scsi_adjust_queue_depth(sdev, scsi_get_tag_type(sdev), qdepth);
1434 break;
1435 case SCSI_QDEPTH_QFULL:
1436 qla2x00_handle_queue_full(sdev, qdepth);
1437 break;
1438 case SCSI_QDEPTH_RAMP_UP:
1439 qla2x00_adjust_sdev_qdepth_up(sdev, qdepth);
1440 break;
1441 default:
08002af2 1442 return -EOPNOTSUPP;
c45dd305 1443 }
e881a172 1444
ce7e4af7
AV		 1445 return sdev->queue_depth;
1446}
1447
1448static int
1449qla2x00_change_queue_type(struct scsi_device *sdev, int tag_type)
1450{
1451 if (sdev->tagged_supported) {
1452 scsi_set_tag_type(sdev, tag_type);
1453 if (tag_type)
1454 scsi_activate_tcq(sdev, sdev->queue_depth);
1455 else
1456 scsi_deactivate_tcq(sdev, sdev->queue_depth);
1457 } else
1458 tag_type = 0;
1459
1460 return tag_type;
1461}
1462
3c290d0b
CD		 1463static void
1464qla2x00_host_ramp_down_queuedepth(scsi_qla_host_t *vha)
1465{
1466 scsi_qla_host_t *vp;
1467 struct Scsi_Host *shost;
1468 struct scsi_device *sdev;
1469 struct qla_hw_data *ha = vha->hw;
1470 unsigned long flags;
1471
1472 ha->host_last_rampdown_time = jiffies;
1473
1474 if (ha->cfg_lun_q_depth <= vha->host->cmd_per_lun)
1475 return;
1476
1477 if ((ha->cfg_lun_q_depth / 2) < vha->host->cmd_per_lun)
1478 ha->cfg_lun_q_depth = vha->host->cmd_per_lun;
1479 else
1480 ha->cfg_lun_q_depth = ha->cfg_lun_q_depth / 2;
1481
1482 /*
1483 * Geometrically ramp down the queue depth for all devices on this
1484 * adapter
1485 */
1486 spin_lock_irqsave(&ha->vport_slock, flags);
1487 list_for_each_entry(vp, &ha->vp_list, list) {
1488 shost = vp->host;
1489 shost_for_each_device(sdev, shost) {
1490 if (sdev->queue_depth > shost->cmd_per_lun) {
1491 if (sdev->queue_depth < ha->cfg_lun_q_depth)
1492 continue;
1493 ql_log(ql_log_warn, vp, 0x3031,
1494 "%ld:%d:%d: Ramping down queue depth to %d",
1495 vp->host_no, sdev->id, sdev->lun,
1496 ha->cfg_lun_q_depth);
1497 qla2x00_change_queue_depth(sdev,
1498 ha->cfg_lun_q_depth, SCSI_QDEPTH_DEFAULT);
1499 }
1500 }
1501 }
1502 spin_unlock_irqrestore(&ha->vport_slock, flags);
1503
1504 return;
1505}
1506
1507static void
1508qla2x00_host_ramp_up_queuedepth(scsi_qla_host_t *vha)
1509{
1510 scsi_qla_host_t *vp;
1511 struct Scsi_Host *shost;
1512 struct scsi_device *sdev;
1513 struct qla_hw_data *ha = vha->hw;
1514 unsigned long flags;
1515
1516 ha->host_last_rampup_time = jiffies;
1517 ha->cfg_lun_q_depth++;
1518
1519 /*
1520 * Linearly ramp up the queue depth for all devices on this
1521 * adapter
1522 */
1523 spin_lock_irqsave(&ha->vport_slock, flags);
1524 list_for_each_entry(vp, &ha->vp_list, list) {
1525 shost = vp->host;
1526 shost_for_each_device(sdev, shost) {
1527 if (sdev->queue_depth > ha->cfg_lun_q_depth)
1528 continue;
1529 qla2x00_change_queue_depth(sdev, ha->cfg_lun_q_depth,
1530 SCSI_QDEPTH_RAMP_UP);
1531 }
1532 }
1533 spin_unlock_irqrestore(&ha->vport_slock, flags);
1534
1535 return;
1536}
1537
1da177e4
LT		 1538/**
1539 * qla2x00_config_dma_addressing() - Configure OS DMA addressing method.
1540 * @ha: HA context
1541 *
1542 * At exit, the @ha's flags.enable_64bit_addressing set to indicated
1543 * supported addressing method.
1544 */
1545static void
53303c42 1546qla2x00_config_dma_addressing(struct qla_hw_data *ha)
1da177e4 1547{
7524f9b9 1548 /* Assume a 32bit DMA mask. */
1da177e4 1549 ha->flags.enable_64bit_addressing = 0;
1da177e4 1550
6a35528a 1551 if (!dma_set_mask(&ha->pdev->dev, DMA_BIT_MASK(64))) {
7524f9b9
AV		 1552 /* Any upper-dword bits set? */
1553 if (MSD(dma_get_required_mask(&ha->pdev->dev)) &&
6a35528a 1554 !pci_set_consistent_dma_mask(ha->pdev, DMA_BIT_MASK(64))) {
7524f9b9 1555 /* Ok, a 64bit DMA mask is applicable. */
1da177e4 1556 ha->flags.enable_64bit_addressing = 1;
fd34f556
AV		 1557 ha->isp_ops->calc_req_entries = qla2x00_calc_iocbs_64;
1558 ha->isp_ops->build_iocbs = qla2x00_build_scsi_iocbs_64;
7524f9b9 1559 return;
1da177e4 1560 }
1da177e4 1561 }
7524f9b9 1562
284901a9
YH		 1563 dma_set_mask(&ha->pdev->dev, DMA_BIT_MASK(32));
1564 pci_set_consistent_dma_mask(ha->pdev, DMA_BIT_MASK(32));
1da177e4
LT		 1565}
1566
fd34f556 1567static void
e315cd28 1568qla2x00_enable_intrs(struct qla_hw_data *ha)
fd34f556
AV		 1569{
1570 unsigned long flags = 0;
1571 struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
1572
1573 spin_lock_irqsave(&ha->hardware_lock, flags);
1574 ha->interrupts_on = 1;
1575 /* enable risc and host interrupts */
1576 WRT_REG_WORD(&reg->ictrl, ICR_EN_INT | ICR_EN_RISC);
1577 RD_REG_WORD(&reg->ictrl);
1578 spin_unlock_irqrestore(&ha->hardware_lock, flags);
1579
1580}
1581
1582static void
e315cd28 1583qla2x00_disable_intrs(struct qla_hw_data *ha)
fd34f556
AV		 1584{
1585 unsigned long flags = 0;
1586 struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
1587
1588 spin_lock_irqsave(&ha->hardware_lock, flags);
1589 ha->interrupts_on = 0;
1590 /* disable risc and host interrupts */
1591 WRT_REG_WORD(&reg->ictrl, 0);
1592 RD_REG_WORD(&reg->ictrl);
1593 spin_unlock_irqrestore(&ha->hardware_lock, flags);
1594}
1595
1596static void
e315cd28 1597qla24xx_enable_intrs(struct qla_hw_data *ha)
fd34f556
AV		 1598{
1599 unsigned long flags = 0;
1600 struct device_reg_24xx __iomem *reg = &ha->iobase->isp24;
1601
1602 spin_lock_irqsave(&ha->hardware_lock, flags);
1603 ha->interrupts_on = 1;
1604 WRT_REG_DWORD(&reg->ictrl, ICRX_EN_RISC_INT);
1605 RD_REG_DWORD(&reg->ictrl);
1606 spin_unlock_irqrestore(&ha->hardware_lock, flags);
1607}
1608
1609static void
e315cd28 1610qla24xx_disable_intrs(struct qla_hw_data *ha)
fd34f556
AV		 1611{
1612 unsigned long flags = 0;
1613 struct device_reg_24xx __iomem *reg = &ha->iobase->isp24;
1614
124f85e6
AV		 1615 if (IS_NOPOLLING_TYPE(ha))
1616 return;
fd34f556
AV		 1617 spin_lock_irqsave(&ha->hardware_lock, flags);
1618 ha->interrupts_on = 0;
1619 WRT_REG_DWORD(&reg->ictrl, 0);
1620 RD_REG_DWORD(&reg->ictrl);
1621 spin_unlock_irqrestore(&ha->hardware_lock, flags);
1622}
1623
706f457d
GM		 1624static int
1625qla2x00_iospace_config(struct qla_hw_data *ha)
1626{
1627 resource_size_t pio;
1628 uint16_t msix;
1629 int cpus;
1630
706f457d
GM		 1631 if (pci_request_selected_regions(ha->pdev, ha->bars,
1632 QLA2XXX_DRIVER_NAME)) {
1633 ql_log_pci(ql_log_fatal, ha->pdev, 0x0011,
1634 "Failed to reserve PIO/MMIO regions (%s), aborting.\n",
1635 pci_name(ha->pdev));
1636 goto iospace_error_exit;
1637 }
1638 if (!(ha->bars & 1))
1639 goto skip_pio;
1640
1641 /* We only need PIO for Flash operations on ISP2312 v2 chips. */
1642 pio = pci_resource_start(ha->pdev, 0);
1643 if (pci_resource_flags(ha->pdev, 0) & IORESOURCE_IO) {
1644 if (pci_resource_len(ha->pdev, 0) < MIN_IOBASE_LEN) {
1645 ql_log_pci(ql_log_warn, ha->pdev, 0x0012,
1646 "Invalid pci I/O region size (%s).\n",
1647 pci_name(ha->pdev));
1648 pio = 0;
1649 }
1650 } else {
1651 ql_log_pci(ql_log_warn, ha->pdev, 0x0013,
1652 "Region #0 no a PIO resource (%s).\n",
1653 pci_name(ha->pdev));
1654 pio = 0;
1655 }
1656 ha->pio_address = pio;
1657 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x0014,
1658 "PIO address=%llu.\n",
1659 (unsigned long long)ha->pio_address);
1660
1661skip_pio:
1662 /* Use MMIO operations for all accesses. */
1663 if (!(pci_resource_flags(ha->pdev, 1) & IORESOURCE_MEM)) {
1664 ql_log_pci(ql_log_fatal, ha->pdev, 0x0015,
1665 "Region #1 not an MMIO resource (%s), aborting.\n",
1666 pci_name(ha->pdev));
1667 goto iospace_error_exit;
1668 }
1669 if (pci_resource_len(ha->pdev, 1) < MIN_IOBASE_LEN) {
1670 ql_log_pci(ql_log_fatal, ha->pdev, 0x0016,
1671 "Invalid PCI mem region size (%s), aborting.\n",
1672 pci_name(ha->pdev));
1673 goto iospace_error_exit;
1674 }
1675
1676 ha->iobase = ioremap(pci_resource_start(ha->pdev, 1), MIN_IOBASE_LEN);
1677 if (!ha->iobase) {
1678 ql_log_pci(ql_log_fatal, ha->pdev, 0x0017,
1679 "Cannot remap MMIO (%s), aborting.\n",
1680 pci_name(ha->pdev));
1681 goto iospace_error_exit;
1682 }
1683
1684 /* Determine queue resources */
1685 ha->max_req_queues = ha->max_rsp_queues = 1;
1686 if ((ql2xmaxqueues <= 1 && !ql2xmultique_tag) ||
1687 (ql2xmaxqueues > 1 && ql2xmultique_tag) ||
1688 (!IS_QLA25XX(ha) && !IS_QLA81XX(ha)))
1689 goto mqiobase_exit;
1690
1691 ha->mqiobase = ioremap(pci_resource_start(ha->pdev, 3),
1692 pci_resource_len(ha->pdev, 3));
1693 if (ha->mqiobase) {
1694 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x0018,
1695 "MQIO Base=%p.\n", ha->mqiobase);
1696 /* Read MSIX vector size of the board */
1697 pci_read_config_word(ha->pdev, QLA_PCI_MSIX_CONTROL, &msix);
1698 ha->msix_count = msix;
1699 /* Max queues are bounded by available msix vectors */
1700 /* queue 0 uses two msix vectors */
1701 if (ql2xmultique_tag) {
1702 cpus = num_online_cpus();
1703 ha->max_rsp_queues = (ha->msix_count - 1 > cpus) ?
1704 (cpus + 1) : (ha->msix_count - 1);
1705 ha->max_req_queues = 2;
1706 } else if (ql2xmaxqueues > 1) {
1707 ha->max_req_queues = ql2xmaxqueues > QLA_MQ_SIZE ?
1708 QLA_MQ_SIZE : ql2xmaxqueues;
1709 ql_dbg_pci(ql_dbg_multiq, ha->pdev, 0xc008,
1710 "QoS mode set, max no of request queues:%d.\n",
1711 ha->max_req_queues);
1712 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x0019,
1713 "QoS mode set, max no of request queues:%d.\n",
1714 ha->max_req_queues);
1715 }
1716 ql_log_pci(ql_log_info, ha->pdev, 0x001a,
1717 "MSI-X vector count: %d.\n", msix);
1718 } else
1719 ql_log_pci(ql_log_info, ha->pdev, 0x001b,
1720 "BAR 3 not enabled.\n");
1721
1722mqiobase_exit:
1723 ha->msix_count = ha->max_rsp_queues + 1;
1724 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x001c,
1725 "MSIX Count:%d.\n", ha->msix_count);
1726 return (0);
1727
1728iospace_error_exit:
1729 return (-ENOMEM);
1730}
1731
1732
6246b8a1
GM		 1733static int
1734qla83xx_iospace_config(struct qla_hw_data *ha)
1735{
1736 uint16_t msix;
1737 int cpus;
1738
1739 if (pci_request_selected_regions(ha->pdev, ha->bars,
1740 QLA2XXX_DRIVER_NAME)) {
1741 ql_log_pci(ql_log_fatal, ha->pdev, 0x0117,
1742 "Failed to reserve PIO/MMIO regions (%s), aborting.\n",
1743 pci_name(ha->pdev));
1744
1745 goto iospace_error_exit;
1746 }
1747
1748 /* Use MMIO operations for all accesses. */
1749 if (!(pci_resource_flags(ha->pdev, 0) & IORESOURCE_MEM)) {
1750 ql_log_pci(ql_log_warn, ha->pdev, 0x0118,
1751 "Invalid pci I/O region size (%s).\n",
1752 pci_name(ha->pdev));
1753 goto iospace_error_exit;
1754 }
1755 if (pci_resource_len(ha->pdev, 0) < MIN_IOBASE_LEN) {
1756 ql_log_pci(ql_log_warn, ha->pdev, 0x0119,
1757 "Invalid PCI mem region size (%s), aborting\n",
1758 pci_name(ha->pdev));
1759 goto iospace_error_exit;
1760 }
1761
1762 ha->iobase = ioremap(pci_resource_start(ha->pdev, 0), MIN_IOBASE_LEN);
1763 if (!ha->iobase) {
1764 ql_log_pci(ql_log_fatal, ha->pdev, 0x011a,
1765 "Cannot remap MMIO (%s), aborting.\n",
1766 pci_name(ha->pdev));
1767 goto iospace_error_exit;
1768 }
1769
1770 /* 64bit PCI BAR - BAR2 will correspoond to region 4 */
1771 /* 83XX 26XX always use MQ type access for queues
1772 * - mbar 2, a.k.a region 4 */
1773 ha->max_req_queues = ha->max_rsp_queues = 1;
1774 ha->mqiobase = ioremap(pci_resource_start(ha->pdev, 4),
1775 pci_resource_len(ha->pdev, 4));
1776
1777 if (!ha->mqiobase) {
1778 ql_log_pci(ql_log_fatal, ha->pdev, 0x011d,
1779 "BAR2/region4 not enabled\n");
1780 goto mqiobase_exit;
1781 }
1782
1783 ha->msixbase = ioremap(pci_resource_start(ha->pdev, 2),
1784 pci_resource_len(ha->pdev, 2));
1785 if (ha->msixbase) {
1786 /* Read MSIX vector size of the board */
1787 pci_read_config_word(ha->pdev,
1788 QLA_83XX_PCI_MSIX_CONTROL, &msix);
1789 ha->msix_count = msix;
1790 /* Max queues are bounded by available msix vectors */
1791 /* queue 0 uses two msix vectors */
1792 if (ql2xmultique_tag) {
1793 cpus = num_online_cpus();
1794 ha->max_rsp_queues = (ha->msix_count - 1 > cpus) ?
1795 (cpus + 1) : (ha->msix_count - 1);
1796 ha->max_req_queues = 2;
1797 } else if (ql2xmaxqueues > 1) {
1798 ha->max_req_queues = ql2xmaxqueues > QLA_MQ_SIZE ?
1799 QLA_MQ_SIZE : ql2xmaxqueues;
1800 ql_dbg_pci(ql_dbg_multiq, ha->pdev, 0xc00c,
1801 "QoS mode set, max no of request queues:%d.\n",
1802 ha->max_req_queues);
1803 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x011b,
1804 "QoS mode set, max no of request queues:%d.\n",
1805 ha->max_req_queues);
1806 }
1807 ql_log_pci(ql_log_info, ha->pdev, 0x011c,
1808 "MSI-X vector count: %d.\n", msix);
1809 } else
1810 ql_log_pci(ql_log_info, ha->pdev, 0x011e,
1811 "BAR 1 not enabled.\n");
1812
1813mqiobase_exit:
1814 ha->msix_count = ha->max_rsp_queues + 1;
aa230bc5
AE		 1815
1816 qlt_83xx_iospace_config(ha);
1817
6246b8a1
GM		 1818 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x011f,
1819 "MSIX Count:%d.\n", ha->msix_count);
1820 return 0;
1821
1822iospace_error_exit:
1823 return -ENOMEM;
1824}
1825
fd34f556
AV		 1826static struct isp_operations qla2100_isp_ops = {
1827 .pci_config = qla2100_pci_config,
1828 .reset_chip = qla2x00_reset_chip,
1829 .chip_diag = qla2x00_chip_diag,
1830 .config_rings = qla2x00_config_rings,
1831 .reset_adapter = qla2x00_reset_adapter,
1832 .nvram_config = qla2x00_nvram_config,
1833 .update_fw_options = qla2x00_update_fw_options,
1834 .load_risc = qla2x00_load_risc,
1835 .pci_info_str = qla2x00_pci_info_str,
1836 .fw_version_str = qla2x00_fw_version_str,
1837 .intr_handler = qla2100_intr_handler,
1838 .enable_intrs = qla2x00_enable_intrs,
1839 .disable_intrs = qla2x00_disable_intrs,
1840 .abort_command = qla2x00_abort_command,
523ec773
AV		 1841 .target_reset = qla2x00_abort_target,
1842 .lun_reset = qla2x00_lun_reset,
fd34f556
AV		 1843 .fabric_login = qla2x00_login_fabric,
1844 .fabric_logout = qla2x00_fabric_logout,
1845 .calc_req_entries = qla2x00_calc_iocbs_32,
1846 .build_iocbs = qla2x00_build_scsi_iocbs_32,
1847 .prep_ms_iocb = qla2x00_prep_ms_iocb,
1848 .prep_ms_fdmi_iocb = qla2x00_prep_ms_fdmi_iocb,
1849 .read_nvram = qla2x00_read_nvram_data,
1850 .write_nvram = qla2x00_write_nvram_data,
1851 .fw_dump = qla2100_fw_dump,
1852 .beacon_on = NULL,
1853 .beacon_off = NULL,
1854 .beacon_blink = NULL,
1855 .read_optrom = qla2x00_read_optrom_data,
1856 .write_optrom = qla2x00_write_optrom_data,
1857 .get_flash_version = qla2x00_get_flash_version,
e315cd28 1858 .start_scsi = qla2x00_start_scsi,
a9083016 1859 .abort_isp = qla2x00_abort_isp,
706f457d 1860 .iospace_config = qla2x00_iospace_config,
fd34f556
AV		 1861};
1862
1863static struct isp_operations qla2300_isp_ops = {
1864 .pci_config = qla2300_pci_config,
1865 .reset_chip = qla2x00_reset_chip,
1866 .chip_diag = qla2x00_chip_diag,
1867 .config_rings = qla2x00_config_rings,
1868 .reset_adapter = qla2x00_reset_adapter,
1869 .nvram_config = qla2x00_nvram_config,
1870 .update_fw_options = qla2x00_update_fw_options,
1871 .load_risc = qla2x00_load_risc,
1872 .pci_info_str = qla2x00_pci_info_str,
1873 .fw_version_str = qla2x00_fw_version_str,
1874 .intr_handler = qla2300_intr_handler,
1875 .enable_intrs = qla2x00_enable_intrs,
1876 .disable_intrs = qla2x00_disable_intrs,
1877 .abort_command = qla2x00_abort_command,
523ec773
AV		 1878 .target_reset = qla2x00_abort_target,
1879 .lun_reset = qla2x00_lun_reset,
fd34f556
AV		 1880 .fabric_login = qla2x00_login_fabric,
1881 .fabric_logout = qla2x00_fabric_logout,
1882 .calc_req_entries = qla2x00_calc_iocbs_32,
1883 .build_iocbs = qla2x00_build_scsi_iocbs_32,
1884 .prep_ms_iocb = qla2x00_prep_ms_iocb,
1885 .prep_ms_fdmi_iocb = qla2x00_prep_ms_fdmi_iocb,
1886 .read_nvram = qla2x00_read_nvram_data,
1887 .write_nvram = qla2x00_write_nvram_data,
1888 .fw_dump = qla2300_fw_dump,
1889 .beacon_on = qla2x00_beacon_on,
1890 .beacon_off = qla2x00_beacon_off,
1891 .beacon_blink = qla2x00_beacon_blink,
1892 .read_optrom = qla2x00_read_optrom_data,
1893 .write_optrom = qla2x00_write_optrom_data,
1894 .get_flash_version = qla2x00_get_flash_version,
e315cd28 1895 .start_scsi = qla2x00_start_scsi,
a9083016 1896 .abort_isp = qla2x00_abort_isp,
706f457d 1897 .iospace_config = qla2x00_iospace_config,
fd34f556
AV		 1898};
1899
1900static struct isp_operations qla24xx_isp_ops = {
1901 .pci_config = qla24xx_pci_config,
1902 .reset_chip = qla24xx_reset_chip,
1903 .chip_diag = qla24xx_chip_diag,
1904 .config_rings = qla24xx_config_rings,
1905 .reset_adapter = qla24xx_reset_adapter,
1906 .nvram_config = qla24xx_nvram_config,
1907 .update_fw_options = qla24xx_update_fw_options,
1908 .load_risc = qla24xx_load_risc,
1909 .pci_info_str = qla24xx_pci_info_str,
1910 .fw_version_str = qla24xx_fw_version_str,
1911 .intr_handler = qla24xx_intr_handler,
1912 .enable_intrs = qla24xx_enable_intrs,
1913 .disable_intrs = qla24xx_disable_intrs,
1914 .abort_command = qla24xx_abort_command,
523ec773
AV		 1915 .target_reset = qla24xx_abort_target,
1916 .lun_reset = qla24xx_lun_reset,
fd34f556
AV		 1917 .fabric_login = qla24xx_login_fabric,
1918 .fabric_logout = qla24xx_fabric_logout,
1919 .calc_req_entries = NULL,
1920 .build_iocbs = NULL,
1921 .prep_ms_iocb = qla24xx_prep_ms_iocb,
1922 .prep_ms_fdmi_iocb = qla24xx_prep_ms_fdmi_iocb,
1923 .read_nvram = qla24xx_read_nvram_data,
1924 .write_nvram = qla24xx_write_nvram_data,
1925 .fw_dump = qla24xx_fw_dump,
1926 .beacon_on = qla24xx_beacon_on,
1927 .beacon_off = qla24xx_beacon_off,
1928 .beacon_blink = qla24xx_beacon_blink,
1929 .read_optrom = qla24xx_read_optrom_data,
1930 .write_optrom = qla24xx_write_optrom_data,
1931 .get_flash_version = qla24xx_get_flash_version,
e315cd28 1932 .start_scsi = qla24xx_start_scsi,
a9083016 1933 .abort_isp = qla2x00_abort_isp,
706f457d 1934 .iospace_config = qla2x00_iospace_config,
fd34f556
AV		 1935};
1936
c3a2f0df
AV		 1937static struct isp_operations qla25xx_isp_ops = {
1938 .pci_config = qla25xx_pci_config,
1939 .reset_chip = qla24xx_reset_chip,
1940 .chip_diag = qla24xx_chip_diag,
1941 .config_rings = qla24xx_config_rings,
1942 .reset_adapter = qla24xx_reset_adapter,
1943 .nvram_config = qla24xx_nvram_config,
1944 .update_fw_options = qla24xx_update_fw_options,
1945 .load_risc = qla24xx_load_risc,
1946 .pci_info_str = qla24xx_pci_info_str,
1947 .fw_version_str = qla24xx_fw_version_str,
1948 .intr_handler = qla24xx_intr_handler,
1949 .enable_intrs = qla24xx_enable_intrs,
1950 .disable_intrs = qla24xx_disable_intrs,
1951 .abort_command = qla24xx_abort_command,
523ec773
AV		 1952 .target_reset = qla24xx_abort_target,
1953 .lun_reset = qla24xx_lun_reset,
c3a2f0df
AV		 1954 .fabric_login = qla24xx_login_fabric,
1955 .fabric_logout = qla24xx_fabric_logout,
1956 .calc_req_entries = NULL,
1957 .build_iocbs = NULL,
1958 .prep_ms_iocb = qla24xx_prep_ms_iocb,
1959 .prep_ms_fdmi_iocb = qla24xx_prep_ms_fdmi_iocb,
1960 .read_nvram = qla25xx_read_nvram_data,
1961 .write_nvram = qla25xx_write_nvram_data,
1962 .fw_dump = qla25xx_fw_dump,
1963 .beacon_on = qla24xx_beacon_on,
1964 .beacon_off = qla24xx_beacon_off,
1965 .beacon_blink = qla24xx_beacon_blink,
338c9161 1966 .read_optrom = qla25xx_read_optrom_data,
c3a2f0df
AV		 1967 .write_optrom = qla24xx_write_optrom_data,
1968 .get_flash_version = qla24xx_get_flash_version,
bad75002 1969 .start_scsi = qla24xx_dif_start_scsi,
a9083016 1970 .abort_isp = qla2x00_abort_isp,
706f457d 1971 .iospace_config = qla2x00_iospace_config,
c3a2f0df
AV		 1972};
1973
3a03eb79
AV		 1974static struct isp_operations qla81xx_isp_ops = {
1975 .pci_config = qla25xx_pci_config,
1976 .reset_chip = qla24xx_reset_chip,
1977 .chip_diag = qla24xx_chip_diag,
1978 .config_rings = qla24xx_config_rings,
1979 .reset_adapter = qla24xx_reset_adapter,
1980 .nvram_config = qla81xx_nvram_config,
1981 .update_fw_options = qla81xx_update_fw_options,
eaac30be 1982 .load_risc = qla81xx_load_risc,
3a03eb79
AV		 1983 .pci_info_str = qla24xx_pci_info_str,
1984 .fw_version_str = qla24xx_fw_version_str,
1985 .intr_handler = qla24xx_intr_handler,
1986 .enable_intrs = qla24xx_enable_intrs,
1987 .disable_intrs = qla24xx_disable_intrs,
1988 .abort_command = qla24xx_abort_command,
1989 .target_reset = qla24xx_abort_target,
1990 .lun_reset = qla24xx_lun_reset,
1991 .fabric_login = qla24xx_login_fabric,
1992 .fabric_logout = qla24xx_fabric_logout,
1993 .calc_req_entries = NULL,
1994 .build_iocbs = NULL,
1995 .prep_ms_iocb = qla24xx_prep_ms_iocb,
1996 .prep_ms_fdmi_iocb = qla24xx_prep_ms_fdmi_iocb,
3d79038f
AV		 1997 .read_nvram = NULL,
1998 .write_nvram = NULL,
3a03eb79
AV		 1999 .fw_dump = qla81xx_fw_dump,
2000 .beacon_on = qla24xx_beacon_on,
2001 .beacon_off = qla24xx_beacon_off,
6246b8a1 2002 .beacon_blink = qla83xx_beacon_blink,
3a03eb79
AV		 2003 .read_optrom = qla25xx_read_optrom_data,
2004 .write_optrom = qla24xx_write_optrom_data,
2005 .get_flash_version = qla24xx_get_flash_version,
ba77ef53 2006 .start_scsi = qla24xx_dif_start_scsi,
a9083016 2007 .abort_isp = qla2x00_abort_isp,
706f457d 2008 .iospace_config = qla2x00_iospace_config,
a9083016
GM		 2009};
2010
2011static struct isp_operations qla82xx_isp_ops = {
2012 .pci_config = qla82xx_pci_config,
2013 .reset_chip = qla82xx_reset_chip,
2014 .chip_diag = qla24xx_chip_diag,
2015 .config_rings = qla82xx_config_rings,
2016 .reset_adapter = qla24xx_reset_adapter,
2017 .nvram_config = qla81xx_nvram_config,
2018 .update_fw_options = qla24xx_update_fw_options,
2019 .load_risc = qla82xx_load_risc,
9d55ca66 2020 .pci_info_str = qla24xx_pci_info_str,
a9083016
GM		 2021 .fw_version_str = qla24xx_fw_version_str,
2022 .intr_handler = qla82xx_intr_handler,
2023 .enable_intrs = qla82xx_enable_intrs,
2024 .disable_intrs = qla82xx_disable_intrs,
2025 .abort_command = qla24xx_abort_command,
2026 .target_reset = qla24xx_abort_target,
2027 .lun_reset = qla24xx_lun_reset,
2028 .fabric_login = qla24xx_login_fabric,
2029 .fabric_logout = qla24xx_fabric_logout,
2030 .calc_req_entries = NULL,
2031 .build_iocbs = NULL,
2032 .prep_ms_iocb = qla24xx_prep_ms_iocb,
2033 .prep_ms_fdmi_iocb = qla24xx_prep_ms_fdmi_iocb,
2034 .read_nvram = qla24xx_read_nvram_data,
2035 .write_nvram = qla24xx_write_nvram_data,
2036 .fw_dump = qla24xx_fw_dump,
999916dc
SK		 2037 .beacon_on = qla82xx_beacon_on,
2038 .beacon_off = qla82xx_beacon_off,
2039 .beacon_blink = NULL,
a9083016
GM		 2040 .read_optrom = qla82xx_read_optrom_data,
2041 .write_optrom = qla82xx_write_optrom_data,
2042 .get_flash_version = qla24xx_get_flash_version,
2043 .start_scsi = qla82xx_start_scsi,
2044 .abort_isp = qla82xx_abort_isp,
706f457d 2045 .iospace_config = qla82xx_iospace_config,
3a03eb79
AV		 2046};
2047
6246b8a1
GM		 2048static struct isp_operations qla83xx_isp_ops = {
2049 .pci_config = qla25xx_pci_config,
2050 .reset_chip = qla24xx_reset_chip,
2051 .chip_diag = qla24xx_chip_diag,
2052 .config_rings = qla24xx_config_rings,
2053 .reset_adapter = qla24xx_reset_adapter,
2054 .nvram_config = qla81xx_nvram_config,
2055 .update_fw_options = qla81xx_update_fw_options,
2056 .load_risc = qla81xx_load_risc,
2057 .pci_info_str = qla24xx_pci_info_str,
2058 .fw_version_str = qla24xx_fw_version_str,
2059 .intr_handler = qla24xx_intr_handler,
2060 .enable_intrs = qla24xx_enable_intrs,
2061 .disable_intrs = qla24xx_disable_intrs,
2062 .abort_command = qla24xx_abort_command,
2063 .target_reset = qla24xx_abort_target,
2064 .lun_reset = qla24xx_lun_reset,
2065 .fabric_login = qla24xx_login_fabric,
2066 .fabric_logout = qla24xx_fabric_logout,
2067 .calc_req_entries = NULL,
2068 .build_iocbs = NULL,
2069 .prep_ms_iocb = qla24xx_prep_ms_iocb,
2070 .prep_ms_fdmi_iocb = qla24xx_prep_ms_fdmi_iocb,
2071 .read_nvram = NULL,
2072 .write_nvram = NULL,
2073 .fw_dump = qla83xx_fw_dump,
2074 .beacon_on = qla24xx_beacon_on,
2075 .beacon_off = qla24xx_beacon_off,
2076 .beacon_blink = qla83xx_beacon_blink,
2077 .read_optrom = qla25xx_read_optrom_data,
2078 .write_optrom = qla24xx_write_optrom_data,
2079 .get_flash_version = qla24xx_get_flash_version,
2080 .start_scsi = qla24xx_dif_start_scsi,
2081 .abort_isp = qla2x00_abort_isp,
2082 .iospace_config = qla83xx_iospace_config,
2083};
2084
ea5b6382 2085static inline void
e315cd28 2086qla2x00_set_isp_flags(struct qla_hw_data *ha)
ea5b6382 2087{
2088 ha->device_type = DT_EXTENDED_IDS;
2089 switch (ha->pdev->device) {
2090 case PCI_DEVICE_ID_QLOGIC_ISP2100:
2091 ha->device_type |= DT_ISP2100;
2092 ha->device_type &= ~DT_EXTENDED_IDS;
441d1072 2093 ha->fw_srisc_address = RISC_START_ADDRESS_2100;
ea5b6382 2094 break;
2095 case PCI_DEVICE_ID_QLOGIC_ISP2200:
2096 ha->device_type |= DT_ISP2200;
2097 ha->device_type &= ~DT_EXTENDED_IDS;
441d1072 2098 ha->fw_srisc_address = RISC_START_ADDRESS_2100;
ea5b6382 2099 break;
2100 case PCI_DEVICE_ID_QLOGIC_ISP2300:
2101 ha->device_type |= DT_ISP2300;
4a59f71d 2102 ha->device_type |= DT_ZIO_SUPPORTED;
441d1072 2103 ha->fw_srisc_address = RISC_START_ADDRESS_2300;
ea5b6382 2104 break;
2105 case PCI_DEVICE_ID_QLOGIC_ISP2312:
2106 ha->device_type |= DT_ISP2312;
4a59f71d 2107 ha->device_type |= DT_ZIO_SUPPORTED;
441d1072 2108 ha->fw_srisc_address = RISC_START_ADDRESS_2300;
ea5b6382 2109 break;
2110 case PCI_DEVICE_ID_QLOGIC_ISP2322:
2111 ha->device_type |= DT_ISP2322;
4a59f71d 2112 ha->device_type |= DT_ZIO_SUPPORTED;
ea5b6382 2113 if (ha->pdev->subsystem_vendor == 0x1028 &&
2114 ha->pdev->subsystem_device == 0x0170)
2115 ha->device_type |= DT_OEM_001;
441d1072 2116 ha->fw_srisc_address = RISC_START_ADDRESS_2300;
ea5b6382 2117 break;
2118 case PCI_DEVICE_ID_QLOGIC_ISP6312:
2119 ha->device_type |= DT_ISP6312;
441d1072 2120 ha->fw_srisc_address = RISC_START_ADDRESS_2300;
ea5b6382 2121 break;
2122 case PCI_DEVICE_ID_QLOGIC_ISP6322:
2123 ha->device_type |= DT_ISP6322;
441d1072 2124 ha->fw_srisc_address = RISC_START_ADDRESS_2300;
ea5b6382 2125 break;
2126 case PCI_DEVICE_ID_QLOGIC_ISP2422:
2127 ha->device_type |= DT_ISP2422;
4a59f71d 2128 ha->device_type |= DT_ZIO_SUPPORTED;
e428924c 2129 ha->device_type |= DT_FWI2;
c76f2c01 2130 ha->device_type |= DT_IIDMA;
441d1072 2131 ha->fw_srisc_address = RISC_START_ADDRESS_2400;
ea5b6382 2132 break;
2133 case PCI_DEVICE_ID_QLOGIC_ISP2432:
2134 ha->device_type |= DT_ISP2432;
4a59f71d 2135 ha->device_type |= DT_ZIO_SUPPORTED;
e428924c 2136 ha->device_type |= DT_FWI2;
c76f2c01 2137 ha->device_type |= DT_IIDMA;
441d1072 2138 ha->fw_srisc_address = RISC_START_ADDRESS_2400;
ea5b6382 2139 break;
4d4df193
HK		 2140 case PCI_DEVICE_ID_QLOGIC_ISP8432:
2141 ha->device_type |= DT_ISP8432;
2142 ha->device_type |= DT_ZIO_SUPPORTED;
2143 ha->device_type |= DT_FWI2;
2144 ha->device_type |= DT_IIDMA;
2145 ha->fw_srisc_address = RISC_START_ADDRESS_2400;
2146 break;
044cc6c8 2147 case PCI_DEVICE_ID_QLOGIC_ISP5422:
2148 ha->device_type |= DT_ISP5422;
e428924c 2149 ha->device_type |= DT_FWI2;
441d1072 2150 ha->fw_srisc_address = RISC_START_ADDRESS_2400;
ea5b6382 2151 break;
044cc6c8 2152 case PCI_DEVICE_ID_QLOGIC_ISP5432:
2153 ha->device_type |= DT_ISP5432;
e428924c 2154 ha->device_type |= DT_FWI2;
441d1072 2155 ha->fw_srisc_address = RISC_START_ADDRESS_2400;
ea5b6382 2156 break;
c3a2f0df
AV		 2157 case PCI_DEVICE_ID_QLOGIC_ISP2532:
2158 ha->device_type |= DT_ISP2532;
2159 ha->device_type |= DT_ZIO_SUPPORTED;
2160 ha->device_type |= DT_FWI2;
2161 ha->device_type |= DT_IIDMA;
441d1072 2162 ha->fw_srisc_address = RISC_START_ADDRESS_2400;
ea5b6382 2163 break;
3a03eb79
AV		 2164 case PCI_DEVICE_ID_QLOGIC_ISP8001:
2165 ha->device_type |= DT_ISP8001;
2166 ha->device_type |= DT_ZIO_SUPPORTED;
2167 ha->device_type |= DT_FWI2;
2168 ha->device_type |= DT_IIDMA;
2169 ha->fw_srisc_address = RISC_START_ADDRESS_2400;
2170 break;
a9083016
GM		 2171 case PCI_DEVICE_ID_QLOGIC_ISP8021:
2172 ha->device_type |= DT_ISP8021;
2173 ha->device_type |= DT_ZIO_SUPPORTED;
2174 ha->device_type |= DT_FWI2;
2175 ha->fw_srisc_address = RISC_START_ADDRESS_2400;
2176 /* Initialize 82XX ISP flags */
2177 qla82xx_init_flags(ha);
2178 break;
6246b8a1
GM		 2179 case PCI_DEVICE_ID_QLOGIC_ISP2031:
2180 ha->device_type |= DT_ISP2031;
2181 ha->device_type |= DT_ZIO_SUPPORTED;
2182 ha->device_type |= DT_FWI2;
2183 ha->device_type |= DT_IIDMA;
2184 ha->device_type |= DT_T10_PI;
2185 ha->fw_srisc_address = RISC_START_ADDRESS_2400;
2186 break;
2187 case PCI_DEVICE_ID_QLOGIC_ISP8031:
2188 ha->device_type |= DT_ISP8031;
2189 ha->device_type |= DT_ZIO_SUPPORTED;
2190 ha->device_type |= DT_FWI2;
2191 ha->device_type |= DT_IIDMA;
2192 ha->device_type |= DT_T10_PI;
2193 ha->fw_srisc_address = RISC_START_ADDRESS_2400;
2194 break;
ea5b6382 2195 }
e5b68a61 2196
a9083016
GM		 2197 if (IS_QLA82XX(ha))
2198 ha->port_no = !(ha->portnum & 1);
2199 else
2200 /* Get adapter physical port no from interrupt pin register. */
2201 pci_read_config_byte(ha->pdev, PCI_INTERRUPT_PIN, &ha->port_no);
2202
e5b68a61
AC		 2203 if (ha->port_no & 1)
2204 ha->flags.port0 = 1;
2205 else
2206 ha->flags.port0 = 0;
7c3df132 2207 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x000b,
d8424f68 2208 "device_type=0x%x port=%d fw_srisc_address=0x%x.\n",
7c3df132 2209 ha->device_type, ha->flags.port0, ha->fw_srisc_address);
ea5b6382 2210}
2211
1e99e33a
AV		 2212static void
2213qla2xxx_scan_start(struct Scsi_Host *shost)
2214{
e315cd28 2215 scsi_qla_host_t *vha = shost_priv(shost);
1e99e33a 2216
cbc8eb67
AV		 2217 if (vha->hw->flags.running_gold_fw)
2218 return;
2219
e315cd28
AC		 2220 set_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags);
2221 set_bit(LOCAL_LOOP_UPDATE, &vha->dpc_flags);
2222 set_bit(RSCN_UPDATE, &vha->dpc_flags);
2223 set_bit(NPIV_CONFIG_NEEDED, &vha->dpc_flags);
1e99e33a
AV		 2224}
2225
2226static int
2227qla2xxx_scan_finished(struct Scsi_Host *shost, unsigned long time)
2228{
e315cd28 2229 scsi_qla_host_t *vha = shost_priv(shost);
1e99e33a 2230
e315cd28 2231 if (!vha->host)
1e99e33a 2232 return 1;
e315cd28 2233 if (time > vha->hw->loop_reset_delay * HZ)
1e99e33a
AV		 2234 return 1;
2235
e315cd28 2236 return atomic_read(&vha->loop_state) == LOOP_READY;
1e99e33a
AV		 2237}
2238
1da177e4
LT		 2239/*
2240 * PCI driver interface
2241 */
6f039790 2242static int
7ee61397 2243qla2x00_probe_one(struct pci_dev *pdev, const struct pci_device_id *id)
1da177e4 2244{
a1541d5a 2245 int ret = -ENODEV;
1da177e4 2246 struct Scsi_Host *host;
e315cd28
AC		 2247 scsi_qla_host_t *base_vha = NULL;
2248 struct qla_hw_data *ha;
29856e28 2249 char pci_info[30];
7d613ac6 2250 char fw_str[30], wq_name[30];
5433383e 2251 struct scsi_host_template *sht;
642ef983 2252 int bars, mem_only = 0;
e315cd28 2253 uint16_t req_length = 0, rsp_length = 0;
73208dfd
AC		 2254 struct req_que *req = NULL;
2255 struct rsp_que *rsp = NULL;
1da177e4 2256
285d0321 2257 bars = pci_select_bars(pdev, IORESOURCE_MEM | IORESOURCE_IO);
a5326f86 2258 sht = &qla2xxx_driver_template;
5433383e 2259 if (pdev->device == PCI_DEVICE_ID_QLOGIC_ISP2422 ||
8bc69e7d 2260 pdev->device == PCI_DEVICE_ID_QLOGIC_ISP2432 ||
4d4df193 2261 pdev->device == PCI_DEVICE_ID_QLOGIC_ISP8432 ||
8bc69e7d 2262 pdev->device == PCI_DEVICE_ID_QLOGIC_ISP5422 ||
c3a2f0df 2263 pdev->device == PCI_DEVICE_ID_QLOGIC_ISP5432 ||
3a03eb79 2264 pdev->device == PCI_DEVICE_ID_QLOGIC_ISP2532 ||
a9083016 2265 pdev->device == PCI_DEVICE_ID_QLOGIC_ISP8001 ||
6246b8a1
GM		 2266 pdev->device == PCI_DEVICE_ID_QLOGIC_ISP8021 ||
2267 pdev->device == PCI_DEVICE_ID_QLOGIC_ISP2031 ||
2268 pdev->device == PCI_DEVICE_ID_QLOGIC_ISP8031) {
285d0321 2269 bars = pci_select_bars(pdev, IORESOURCE_MEM);
09483916 2270 mem_only = 1;
7c3df132
SK		 2271 ql_dbg_pci(ql_dbg_init, pdev, 0x0007,
2272 "Mem only adapter.\n");
285d0321 2273 }
7c3df132
SK		 2274 ql_dbg_pci(ql_dbg_init, pdev, 0x0008,
2275 "Bars=%d.\n", bars);
285d0321 2276
09483916
BH		 2277 if (mem_only) {
2278 if (pci_enable_device_mem(pdev))
2279 goto probe_out;
2280 } else {
2281 if (pci_enable_device(pdev))
2282 goto probe_out;
2283 }
285d0321 2284
0927678f
JB		 2285 /* This may fail but that's ok */
2286 pci_enable_pcie_error_reporting(pdev);
285d0321 2287
e315cd28
AC		 2288 ha = kzalloc(sizeof(struct qla_hw_data), GFP_KERNEL);
2289 if (!ha) {
7c3df132
SK		 2290 ql_log_pci(ql_log_fatal, pdev, 0x0009,
2291 "Unable to allocate memory for ha.\n");
e315cd28 2292 goto probe_out;
1da177e4 2293 }
7c3df132
SK		 2294 ql_dbg_pci(ql_dbg_init, pdev, 0x000a,
2295 "Memory allocated for ha=%p.\n", ha);
e315cd28 2296 ha->pdev = pdev;
2d70c103 2297 ha->tgt.enable_class_2 = ql2xenableclass2;
1da177e4
LT		 2298
2299 /* Clear our data area */
285d0321 2300 ha->bars = bars;
09483916 2301 ha->mem_only = mem_only;
df4bf0bb 2302 spin_lock_init(&ha->hardware_lock);
339aa70e 2303 spin_lock_init(&ha->vport_slock);
a9b6f722 2304 mutex_init(&ha->selflogin_lock);
1da177e4 2305
ea5b6382 2306 /* Set ISP-type information. */
2307 qla2x00_set_isp_flags(ha);
ca79cf66
DG		 2308
2309 /* Set EEH reset type to fundamental if required by hba */
95676112
JC		 2310 if (IS_QLA24XX(ha) || IS_QLA25XX(ha) || IS_QLA81XX(ha) ||
2311 IS_QLA83XX(ha))
ca79cf66 2312 pdev->needs_freset = 1;
ca79cf66 2313
cba1e47f
CD		 2314 ha->prev_topology = 0;
2315 ha->init_cb_size = sizeof(init_cb_t);
2316 ha->link_data_rate = PORT_SPEED_UNKNOWN;
2317 ha->optrom_size = OPTROM_SIZE_2300;
3c290d0b 2318 ha->cfg_lun_q_depth = ql2xmaxqdepth;
cba1e47f 2319
abbd8870 2320 /* Assign ISP specific operations. */
1da177e4 2321 if (IS_QLA2100(ha)) {
642ef983 2322 ha->max_fibre_devices = MAX_FIBRE_DEVICES_2100;
1da177e4 2323 ha->mbx_count = MAILBOX_REGISTER_COUNT_2100;
e315cd28
AC		 2324 req_length = REQUEST_ENTRY_CNT_2100;
2325 rsp_length = RESPONSE_ENTRY_CNT_2100;
2326 ha->max_loop_id = SNS_LAST_LOOP_ID_2100;
abbd8870 2327 ha->gid_list_info_size = 4;
3a03eb79
AV		 2328 ha->flash_conf_off = ~0;
2329 ha->flash_data_off = ~0;
2330 ha->nvram_conf_off = ~0;
2331 ha->nvram_data_off = ~0;
fd34f556 2332 ha->isp_ops = &qla2100_isp_ops;
1da177e4 2333 } else if (IS_QLA2200(ha)) {
642ef983 2334 ha->max_fibre_devices = MAX_FIBRE_DEVICES_2100;
67ddda35 2335 ha->mbx_count = MAILBOX_REGISTER_COUNT_2200;
e315cd28
AC		 2336 req_length = REQUEST_ENTRY_CNT_2200;
2337 rsp_length = RESPONSE_ENTRY_CNT_2100;
2338 ha->max_loop_id = SNS_LAST_LOOP_ID_2100;
abbd8870 2339 ha->gid_list_info_size = 4;
3a03eb79
AV		 2340 ha->flash_conf_off = ~0;
2341 ha->flash_data_off = ~0;
2342 ha->nvram_conf_off = ~0;
2343 ha->nvram_data_off = ~0;
fd34f556 2344 ha->isp_ops = &qla2100_isp_ops;
fca29703 2345 } else if (IS_QLA23XX(ha)) {
642ef983 2346 ha->max_fibre_devices = MAX_FIBRE_DEVICES_2100;
1da177e4 2347 ha->mbx_count = MAILBOX_REGISTER_COUNT;
e315cd28
AC		 2348 req_length = REQUEST_ENTRY_CNT_2200;
2349 rsp_length = RESPONSE_ENTRY_CNT_2300;
2350 ha->max_loop_id = SNS_LAST_LOOP_ID_2300;
abbd8870 2351 ha->gid_list_info_size = 6;
854165f4 2352 if (IS_QLA2322(ha) || IS_QLA6322(ha))
2353 ha->optrom_size = OPTROM_SIZE_2322;
3a03eb79
AV		 2354 ha->flash_conf_off = ~0;
2355 ha->flash_data_off = ~0;
2356 ha->nvram_conf_off = ~0;
2357 ha->nvram_data_off = ~0;
fd34f556 2358 ha->isp_ops = &qla2300_isp_ops;
4d4df193 2359 } else if (IS_QLA24XX_TYPE(ha)) {
642ef983 2360 ha->max_fibre_devices = MAX_FIBRE_DEVICES_2400;
fca29703 2361 ha->mbx_count = MAILBOX_REGISTER_COUNT;
e315cd28
AC		 2362 req_length = REQUEST_ENTRY_CNT_24XX;
2363 rsp_length = RESPONSE_ENTRY_CNT_2300;
2d70c103 2364 ha->tgt.atio_q_length = ATIO_ENTRY_CNT_24XX;
e315cd28 2365 ha->max_loop_id = SNS_LAST_LOOP_ID_2300;
2c3dfe3f 2366 ha->init_cb_size = sizeof(struct mid_init_cb_24xx);
fca29703 2367 ha->gid_list_info_size = 8;
854165f4 2368 ha->optrom_size = OPTROM_SIZE_24XX;
73208dfd 2369 ha->nvram_npiv_size = QLA_MAX_VPORTS_QLA24XX;
fd34f556 2370 ha->isp_ops = &qla24xx_isp_ops;
3a03eb79
AV		 2371 ha->flash_conf_off = FARX_ACCESS_FLASH_CONF;
2372 ha->flash_data_off = FARX_ACCESS_FLASH_DATA;
2373 ha->nvram_conf_off = FARX_ACCESS_NVRAM_CONF;
2374 ha->nvram_data_off = FARX_ACCESS_NVRAM_DATA;
c3a2f0df 2375 } else if (IS_QLA25XX(ha)) {
642ef983 2376 ha->max_fibre_devices = MAX_FIBRE_DEVICES_2400;
c3a2f0df 2377 ha->mbx_count = MAILBOX_REGISTER_COUNT;
e315cd28
AC		 2378 req_length = REQUEST_ENTRY_CNT_24XX;
2379 rsp_length = RESPONSE_ENTRY_CNT_2300;
2d70c103 2380 ha->tgt.atio_q_length = ATIO_ENTRY_CNT_24XX;
e315cd28 2381 ha->max_loop_id = SNS_LAST_LOOP_ID_2300;
c3a2f0df 2382 ha->init_cb_size = sizeof(struct mid_init_cb_24xx);
c3a2f0df
AV		 2383 ha->gid_list_info_size = 8;
2384 ha->optrom_size = OPTROM_SIZE_25XX;
73208dfd 2385 ha->nvram_npiv_size = QLA_MAX_VPORTS_QLA25XX;
c3a2f0df 2386 ha->isp_ops = &qla25xx_isp_ops;
3a03eb79
AV		 2387 ha->flash_conf_off = FARX_ACCESS_FLASH_CONF;
2388 ha->flash_data_off = FARX_ACCESS_FLASH_DATA;
2389 ha->nvram_conf_off = FARX_ACCESS_NVRAM_CONF;
2390 ha->nvram_data_off = FARX_ACCESS_NVRAM_DATA;
2391 } else if (IS_QLA81XX(ha)) {
642ef983 2392 ha->max_fibre_devices = MAX_FIBRE_DEVICES_2400;
3a03eb79
AV		 2393 ha->mbx_count = MAILBOX_REGISTER_COUNT;
2394 req_length = REQUEST_ENTRY_CNT_24XX;
2395 rsp_length = RESPONSE_ENTRY_CNT_2300;
aa230bc5 2396 ha->tgt.atio_q_length = ATIO_ENTRY_CNT_24XX;
3a03eb79
AV		 2397 ha->max_loop_id = SNS_LAST_LOOP_ID_2300;
2398 ha->init_cb_size = sizeof(struct mid_init_cb_81xx);
2399 ha->gid_list_info_size = 8;
2400 ha->optrom_size = OPTROM_SIZE_81XX;
40859ae5 2401 ha->nvram_npiv_size = QLA_MAX_VPORTS_QLA25XX;
3a03eb79
AV		 2402 ha->isp_ops = &qla81xx_isp_ops;
2403 ha->flash_conf_off = FARX_ACCESS_FLASH_CONF_81XX;
2404 ha->flash_data_off = FARX_ACCESS_FLASH_DATA_81XX;
2405 ha->nvram_conf_off = ~0;
2406 ha->nvram_data_off = ~0;
a9083016 2407 } else if (IS_QLA82XX(ha)) {
642ef983 2408 ha->max_fibre_devices = MAX_FIBRE_DEVICES_2400;
a9083016
GM		 2409 ha->mbx_count = MAILBOX_REGISTER_COUNT;
2410 req_length = REQUEST_ENTRY_CNT_82XX;
2411 rsp_length = RESPONSE_ENTRY_CNT_82XX;
2412 ha->max_loop_id = SNS_LAST_LOOP_ID_2300;
2413 ha->init_cb_size = sizeof(struct mid_init_cb_81xx);
2414 ha->gid_list_info_size = 8;
2415 ha->optrom_size = OPTROM_SIZE_82XX;
087c621e 2416 ha->nvram_npiv_size = QLA_MAX_VPORTS_QLA25XX;
a9083016
GM		 2417 ha->isp_ops = &qla82xx_isp_ops;
2418 ha->flash_conf_off = FARX_ACCESS_FLASH_CONF;
2419 ha->flash_data_off = FARX_ACCESS_FLASH_DATA;
2420 ha->nvram_conf_off = FARX_ACCESS_NVRAM_CONF;
2421 ha->nvram_data_off = FARX_ACCESS_NVRAM_DATA;
6246b8a1 2422 } else if (IS_QLA83XX(ha)) {
7d613ac6 2423 ha->portnum = PCI_FUNC(ha->pdev->devfn);
642ef983 2424 ha->max_fibre_devices = MAX_FIBRE_DEVICES_2400;
6246b8a1
GM		 2425 ha->mbx_count = MAILBOX_REGISTER_COUNT;
2426 req_length = REQUEST_ENTRY_CNT_24XX;
2427 rsp_length = RESPONSE_ENTRY_CNT_2300;
b8aa4bdf 2428 ha->tgt.atio_q_length = ATIO_ENTRY_CNT_24XX;
6246b8a1
GM		 2429 ha->max_loop_id = SNS_LAST_LOOP_ID_2300;
2430 ha->init_cb_size = sizeof(struct mid_init_cb_81xx);
2431 ha->gid_list_info_size = 8;
2432 ha->optrom_size = OPTROM_SIZE_83XX;
2433 ha->nvram_npiv_size = QLA_MAX_VPORTS_QLA25XX;
2434 ha->isp_ops = &qla83xx_isp_ops;
2435 ha->flash_conf_off = FARX_ACCESS_FLASH_CONF_81XX;
2436 ha->flash_data_off = FARX_ACCESS_FLASH_DATA_81XX;
2437 ha->nvram_conf_off = ~0;
2438 ha->nvram_data_off = ~0;
1da177e4 2439 }
6246b8a1 2440
7c3df132
SK		 2441 ql_dbg_pci(ql_dbg_init, pdev, 0x001e,
2442 "mbx_count=%d, req_length=%d, "
2443 "rsp_length=%d, max_loop_id=%d, init_cb_size=%d, "
642ef983
CD		 2444 "gid_list_info_size=%d, optrom_size=%d, nvram_npiv_size=%d, "
2445 "max_fibre_devices=%d.\n",
7c3df132
SK		 2446 ha->mbx_count, req_length, rsp_length, ha->max_loop_id,
2447 ha->init_cb_size, ha->gid_list_info_size, ha->optrom_size,
642ef983 2448 ha->nvram_npiv_size, ha->max_fibre_devices);
7c3df132
SK		 2449 ql_dbg_pci(ql_dbg_init, pdev, 0x001f,
2450 "isp_ops=%p, flash_conf_off=%d, "
2451 "flash_data_off=%d, nvram_conf_off=%d, nvram_data_off=%d.\n",
2452 ha->isp_ops, ha->flash_conf_off, ha->flash_data_off,
2453 ha->nvram_conf_off, ha->nvram_data_off);
706f457d
GM		 2454
2455 /* Configure PCI I/O space */
2456 ret = ha->isp_ops->iospace_config(ha);
2457 if (ret)
0a63ad12 2458 goto iospace_config_failed;
706f457d
GM		 2459
2460 ql_log_pci(ql_log_info, pdev, 0x001d,
2461 "Found an ISP%04X irq %d iobase 0x%p.\n",
2462 pdev->device, pdev->irq, ha->iobase);
6c2f527c 2463 mutex_init(&ha->vport_lock);
0b05a1f0
MB		 2464 init_completion(&ha->mbx_cmd_comp);
2465 complete(&ha->mbx_cmd_comp);
2466 init_completion(&ha->mbx_intr_comp);
23f2ebd1 2467 init_completion(&ha->dcbx_comp);
1da177e4 2468
2c3dfe3f 2469 set_bit(0, (unsigned long *) ha->vp_idx_map);
1da177e4 2470
53303c42 2471 qla2x00_config_dma_addressing(ha);
7c3df132
SK		 2472 ql_dbg_pci(ql_dbg_init, pdev, 0x0020,
2473 "64 Bit addressing is %s.\n",
2474 ha->flags.enable_64bit_addressing ? "enable" :
2475 "disable");
73208dfd 2476 ret = qla2x00_mem_alloc(ha, req_length, rsp_length, &req, &rsp);
e315cd28 2477 if (!ret) {
7c3df132
SK		 2478 ql_log_pci(ql_log_fatal, pdev, 0x0031,
2479 "Failed to allocate memory for adapter, aborting.\n");
1da177e4 2480
e315cd28
AC		 2481 goto probe_hw_failed;
2482 }
2483
73208dfd 2484 req->max_q_depth = MAX_Q_DEPTH;
e315cd28 2485 if (ql2xmaxqdepth != 0 && ql2xmaxqdepth <= 0xffffU)
73208dfd
AC		 2486 req->max_q_depth = ql2xmaxqdepth;
2487
e315cd28
AC		 2488
2489 base_vha = qla2x00_create_host(sht, ha);
2490 if (!base_vha) {
a1541d5a 2491 ret = -ENOMEM;
6e9f21f3 2492 qla2x00_mem_free(ha);
2afa19a9
AC		 2493 qla2x00_free_req_que(ha, req);
2494 qla2x00_free_rsp_que(ha, rsp);
e315cd28 2495 goto probe_hw_failed;
1da177e4
LT		 2496 }
2497
e315cd28
AC		 2498 pci_set_drvdata(pdev, base_vha);
2499
e315cd28 2500 host = base_vha->host;
2afa19a9 2501 base_vha->req = req;
73208dfd
AC		 2502 host->can_queue = req->length + 128;
2503 if (IS_QLA2XXX_MIDTYPE(ha))
e315cd28 2504 base_vha->mgmt_svr_loop_id = 10 + base_vha->vp_idx;
73208dfd 2505 else
e315cd28
AC		 2506 base_vha->mgmt_svr_loop_id = MANAGEMENT_SERVER +
2507 base_vha->vp_idx;
58548cb5
GM		 2508
2509 /* Set the SG table size based on ISP type */
2510 if (!IS_FWI2_CAPABLE(ha)) {
2511 if (IS_QLA2100(ha))
2512 host->sg_tablesize = 32;
2513 } else {
2514 if (!IS_QLA82XX(ha))
2515 host->sg_tablesize = QLA_SG_ALL;
2516 }
7c3df132
SK		 2517 ql_dbg(ql_dbg_init, base_vha, 0x0032,
2518 "can_queue=%d, req=%p, "
2519 "mgmt_svr_loop_id=%d, sg_tablesize=%d.\n",
2520 host->can_queue, base_vha->req,
2521 base_vha->mgmt_svr_loop_id, host->sg_tablesize);
642ef983 2522 host->max_id = ha->max_fibre_devices;
e315cd28
AC		 2523 host->cmd_per_lun = 3;
2524 host->unique_id = host->host_no;
e02587d7 2525 if (IS_T10_PI_CAPABLE(ha) && ql2xenabledif)
0c470874
AE		 2526 host->max_cmd_len = 32;
2527 else
2528 host->max_cmd_len = MAX_CMDSZ;
e315cd28 2529 host->max_channel = MAX_BUSES - 1;
82515920 2530 host->max_lun = ql2xmaxlun;
e315cd28 2531 host->transportt = qla2xxx_transport_template;
9a069e19 2532 sht->vendor_id = (SCSI_NL_VID_TYPE_PCI | PCI_VENDOR_ID_QLOGIC);
e315cd28 2533
7c3df132
SK		 2534 ql_dbg(ql_dbg_init, base_vha, 0x0033,
2535 "max_id=%d this_id=%d "
2536 "cmd_per_len=%d unique_id=%d max_cmd_len=%d max_channel=%d "
d8424f68 2537 "max_lun=%d transportt=%p, vendor_id=%llu.\n", host->max_id,
7c3df132
SK		 2538 host->this_id, host->cmd_per_lun, host->unique_id,
2539 host->max_cmd_len, host->max_channel, host->max_lun,
2540 host->transportt, sht->vendor_id);
2541
9a347ff4
CD		 2542que_init:
2543 /* Alloc arrays of request and response ring ptrs */
2544 if (!qla2x00_alloc_queues(ha, req, rsp)) {
2545 ql_log(ql_log_fatal, base_vha, 0x003d,
2546 "Failed to allocate memory for queue pointers..."
2547 "aborting.\n");
2548 goto probe_init_failed;
2549 }
2550
2d70c103 2551 qlt_probe_one_stage1(base_vha, ha);
9a347ff4 2552
73208dfd
AC		 2553 /* Set up the irqs */
2554 ret = qla2x00_request_irqs(ha, rsp);
2555 if (ret)
6e9f21f3 2556 goto probe_init_failed;
90a86fc0
JC		 2557
2558 pci_save_state(pdev);
2559
9a347ff4 2560 /* Assign back pointers */
2afa19a9
AC		 2561 rsp->req = req;
2562 req->rsp = rsp;
9a347ff4 2563
08029990
AV		 2564 /* FWI2-capable only. */
2565 req->req_q_in = &ha->iobase->isp24.req_q_in;
2566 req->req_q_out = &ha->iobase->isp24.req_q_out;
2567 rsp->rsp_q_in = &ha->iobase->isp24.rsp_q_in;
2568 rsp->rsp_q_out = &ha->iobase->isp24.rsp_q_out;
6246b8a1 2569 if (ha->mqenable || IS_QLA83XX(ha)) {
08029990
AV		 2570 req->req_q_in = &ha->mqiobase->isp25mq.req_q_in;
2571 req->req_q_out = &ha->mqiobase->isp25mq.req_q_out;
2572 rsp->rsp_q_in = &ha->mqiobase->isp25mq.rsp_q_in;
2573 rsp->rsp_q_out = &ha->mqiobase->isp25mq.rsp_q_out;
17d98630
AC		 2574 }
2575
a9083016
GM		 2576 if (IS_QLA82XX(ha)) {
2577 req->req_q_out = &ha->iobase->isp82.req_q_out[0];
2578 rsp->rsp_q_in = &ha->iobase->isp82.rsp_q_in[0];
2579 rsp->rsp_q_out = &ha->iobase->isp82.rsp_q_out[0];
2580 }
2581
7c3df132
SK		 2582 ql_dbg(ql_dbg_multiq, base_vha, 0xc009,
2583 "rsp_q_map=%p req_q_map=%p rsp->req=%p req->rsp=%p.\n",
2584 ha->rsp_q_map, ha->req_q_map, rsp->req, req->rsp);
2585 ql_dbg(ql_dbg_multiq, base_vha, 0xc00a,
2586 "req->req_q_in=%p req->req_q_out=%p "
2587 "rsp->rsp_q_in=%p rsp->rsp_q_out=%p.\n",
2588 req->req_q_in, req->req_q_out,
2589 rsp->rsp_q_in, rsp->rsp_q_out);
2590 ql_dbg(ql_dbg_init, base_vha, 0x003e,
2591 "rsp_q_map=%p req_q_map=%p rsp->req=%p req->rsp=%p.\n",
2592 ha->rsp_q_map, ha->req_q_map, rsp->req, req->rsp);
2593 ql_dbg(ql_dbg_init, base_vha, 0x003f,
2594 "req->req_q_in=%p req->req_q_out=%p rsp->rsp_q_in=%p rsp->rsp_q_out=%p.\n",
2595 req->req_q_in, req->req_q_out, rsp->rsp_q_in, rsp->rsp_q_out);
1da177e4 2596
7c3df132
SK		 2597 if (qla2x00_initialize_adapter(base_vha)) {
2598 ql_log(ql_log_fatal, base_vha, 0x00d6,
2599 "Failed to initialize adapter - Adapter flags %x.\n",
2600 base_vha->device_flags);
1da177e4 2601
a9083016
GM		 2602 if (IS_QLA82XX(ha)) {
2603 qla82xx_idc_lock(ha);
2604 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
7d613ac6 2605 QLA8XXX_DEV_FAILED);
a9083016 2606 qla82xx_idc_unlock(ha);
7c3df132
SK		 2607 ql_log(ql_log_fatal, base_vha, 0x00d7,
2608 "HW State: FAILED.\n");
a9083016
GM		 2609 }
2610
a1541d5a 2611 ret = -ENODEV;
1da177e4
LT		 2612 goto probe_failed;
2613 }
2614
7163ea81
AC		 2615 if (ha->mqenable) {
2616 if (qla25xx_setup_mode(base_vha)) {
7c3df132
SK		 2617 ql_log(ql_log_warn, base_vha, 0x00ec,
2618 "Failed to create queues, falling back to single queue mode.\n");
7163ea81
AC		 2619 goto que_init;
2620 }
2621 }
68ca949c 2622
cbc8eb67
AV		 2623 if (ha->flags.running_gold_fw)
2624 goto skip_dpc;
2625
1da177e4
LT		 2626 /*
2627 * Startup the kernel thread for this host adapter
2628 */
39a11240 2629 ha->dpc_thread = kthread_create(qla2x00_do_dpc, ha,
7c3df132 2630 "%s_dpc", base_vha->host_str);
39a11240 2631 if (IS_ERR(ha->dpc_thread)) {
7c3df132
SK		 2632 ql_log(ql_log_fatal, base_vha, 0x00ed,
2633 "Failed to start DPC thread.\n");
39a11240 2634 ret = PTR_ERR(ha->dpc_thread);
1da177e4
LT		 2635 goto probe_failed;
2636 }
7c3df132
SK		 2637 ql_dbg(ql_dbg_init, base_vha, 0x00ee,
2638 "DPC thread started successfully.\n");
1da177e4 2639
2d70c103
NB		 2640 /*
2641 * If we're not coming up in initiator mode, we might sit for
2642 * a while without waking up the dpc thread, which leads to a
2643 * stuck process warning. So just kick the dpc once here and
2644 * let the kthread start (and go back to sleep in qla2x00_do_dpc).
2645 */
2646 qla2xxx_wake_dpc(base_vha);
2647
81178772
SK		 2648 if (IS_QLA8031(ha) || IS_MCTP_CAPABLE(ha)) {
2649 sprintf(wq_name, "qla2xxx_%lu_dpc_lp_wq", base_vha->host_no);
2650 ha->dpc_lp_wq = create_singlethread_workqueue(wq_name);
2651 INIT_WORK(&ha->idc_aen, qla83xx_service_idc_aen);
2652
2653 sprintf(wq_name, "qla2xxx_%lu_dpc_hp_wq", base_vha->host_no);
2654 ha->dpc_hp_wq = create_singlethread_workqueue(wq_name);
2655 INIT_WORK(&ha->nic_core_reset, qla83xx_nic_core_reset_work);
2656 INIT_WORK(&ha->idc_state_handler,
2657 qla83xx_idc_state_handler_work);
2658 INIT_WORK(&ha->nic_core_unrecoverable,
2659 qla83xx_nic_core_unrecoverable_work);
2660 }
2661
cbc8eb67 2662skip_dpc:
e315cd28
AC		 2663 list_add_tail(&base_vha->list, &ha->vp_list);
2664 base_vha->host->irq = ha->pdev->irq;
1da177e4
LT		 2665
2666 /* Initialized the timer */
e315cd28 2667 qla2x00_start_timer(base_vha, qla2x00_timer, WATCH_INTERVAL);
7c3df132
SK		 2668 ql_dbg(ql_dbg_init, base_vha, 0x00ef,
2669 "Started qla2x00_timer with "
2670 "interval=%d.\n", WATCH_INTERVAL);
2671 ql_dbg(ql_dbg_init, base_vha, 0x00f0,
2672 "Detected hba at address=%p.\n",
2673 ha);
d19044c3 2674
e02587d7 2675 if (IS_T10_PI_CAPABLE(ha) && ql2xenabledif) {
bad75002 2676 if (ha->fw_attributes & BIT_4) {
9e522cd8 2677 int prot = 0, guard;
bad75002 2678 base_vha->flags.difdix_supported = 1;
7c3df132
SK		 2679 ql_dbg(ql_dbg_init, base_vha, 0x00f1,
2680 "Registering for DIF/DIX type 1 and 3 protection.\n");
8cb2049c
AE		 2681 if (ql2xenabledif == 1)
2682 prot = SHOST_DIX_TYPE0_PROTECTION;
bad75002 2683 scsi_host_set_prot(host,
8cb2049c 2684 prot | SHOST_DIF_TYPE1_PROTECTION
0c470874 2685 | SHOST_DIF_TYPE2_PROTECTION
bad75002
AE		 2686 | SHOST_DIF_TYPE3_PROTECTION
2687 | SHOST_DIX_TYPE1_PROTECTION
0c470874 2688 | SHOST_DIX_TYPE2_PROTECTION
bad75002 2689 | SHOST_DIX_TYPE3_PROTECTION);
9e522cd8
AE		 2690
2691 guard = SHOST_DIX_GUARD_CRC;
2692
2693 if (IS_PI_IPGUARD_CAPABLE(ha) &&
2694 (ql2xenabledif > 1 || IS_PI_DIFB_DIX0_CAPABLE(ha)))
2695 guard |= SHOST_DIX_GUARD_IP;
2696
2697 scsi_host_set_guard(host, guard);
bad75002
AE		 2698 } else
2699 base_vha->flags.difdix_supported = 0;
2700 }
2701
a9083016
GM		 2702 ha->isp_ops->enable_intrs(ha);
2703
a1541d5a
AV		 2704 ret = scsi_add_host(host, &pdev->dev);
2705 if (ret)
2706 goto probe_failed;
2707
1486400f
MR		 2708 base_vha->flags.init_done = 1;
2709 base_vha->flags.online = 1;
2710
7c3df132
SK		 2711 ql_dbg(ql_dbg_init, base_vha, 0x00f2,
2712 "Init done and hba is online.\n");
2713
2d70c103
NB		 2714 if (qla_ini_mode_enabled(base_vha))
2715 scsi_scan_host(host);
2716 else
2717 ql_dbg(ql_dbg_init, base_vha, 0x0122,
2718 "skipping scsi_scan_host() for non-initiator port\n");
1e99e33a 2719
e315cd28 2720 qla2x00_alloc_sysfs_attr(base_vha);
a1541d5a 2721
e315cd28 2722 qla2x00_init_host_attr(base_vha);
a1541d5a 2723
e315cd28 2724 qla2x00_dfs_setup(base_vha);
df613b96 2725
7c3df132
SK		 2726 ql_log(ql_log_info, base_vha, 0x00fb,
2727 "QLogic %s - %s.\n",
2728 ha->model_number, ha->model_desc ? ha->model_desc : "");
2729 ql_log(ql_log_info, base_vha, 0x00fc,
2730 "ISP%04X: %s @ %s hdma%c host#=%ld fw=%s.\n",
2731 pdev->device, ha->isp_ops->pci_info_str(base_vha, pci_info),
2732 pci_name(pdev), ha->flags.enable_64bit_addressing ? '+' : '-',
2733 base_vha->host_no,
e315cd28 2734 ha->isp_ops->fw_version_str(base_vha, fw_str));
1da177e4 2735
2d70c103
NB		 2736 qlt_add_target(ha, base_vha);
2737
1da177e4
LT		 2738 return 0;
2739
6e9f21f3 2740probe_init_failed:
2afa19a9 2741 qla2x00_free_req_que(ha, req);
9a347ff4
CD		 2742 ha->req_q_map[0] = NULL;
2743 clear_bit(0, ha->req_qid_map);
2afa19a9 2744 qla2x00_free_rsp_que(ha, rsp);
9a347ff4
CD		 2745 ha->rsp_q_map[0] = NULL;
2746 clear_bit(0, ha->rsp_qid_map);
2afa19a9 2747 ha->max_req_queues = ha->max_rsp_queues = 0;
6e9f21f3 2748
1da177e4 2749probe_failed:
b9978769
AV		 2750 if (base_vha->timer_active)
2751 qla2x00_stop_timer(base_vha);
2752 base_vha->flags.online = 0;
2753 if (ha->dpc_thread) {
2754 struct task_struct *t = ha->dpc_thread;
2755
2756 ha->dpc_thread = NULL;
2757 kthread_stop(t);
2758 }
2759
e315cd28 2760 qla2x00_free_device(base_vha);
1da177e4 2761
e315cd28 2762 scsi_host_put(base_vha->host);
1da177e4 2763
e315cd28 2764probe_hw_failed:
a9083016
GM		 2765 if (IS_QLA82XX(ha)) {
2766 qla82xx_idc_lock(ha);
2767 qla82xx_clear_drv_active(ha);
2768 qla82xx_idc_unlock(ha);
0a63ad12
SK		 2769 }
2770iospace_config_failed:
2771 if (IS_QLA82XX(ha)) {
2772 if (!ha->nx_pcibase)
2773 iounmap((device_reg_t __iomem *)ha->nx_pcibase);
a9083016
GM		 2774 if (!ql2xdbwr)
2775 iounmap((device_reg_t __iomem *)ha->nxdb_wr_ptr);
2776 } else {
2777 if (ha->iobase)
2778 iounmap(ha->iobase);
2779 }
e315cd28
AC		 2780 pci_release_selected_regions(ha->pdev, ha->bars);
2781 kfree(ha);
2782 ha = NULL;
1da177e4 2783
a1541d5a 2784probe_out:
e315cd28 2785 pci_disable_device(pdev);
a1541d5a 2786 return ret;
1da177e4 2787}
1da177e4 2788
2d70c103
NB		 2789static void
2790qla2x00_stop_dpc_thread(scsi_qla_host_t *vha)
2791{
2792 struct qla_hw_data *ha = vha->hw;
2793 struct task_struct *t = ha->dpc_thread;
2794
2795 if (ha->dpc_thread == NULL)
2796 return;
2797 /*
2798 * qla2xxx_wake_dpc checks for ->dpc_thread
2799 * so we need to zero it out.
2800 */
2801 ha->dpc_thread = NULL;
2802 kthread_stop(t);
2803}
2804
e30d1756
MI		 2805static void
2806qla2x00_shutdown(struct pci_dev *pdev)
2807{
2808 scsi_qla_host_t *vha;
2809 struct qla_hw_data *ha;
2810
552f3f9a
MI		 2811 if (!atomic_read(&pdev->enable_cnt))
2812 return;
2813
e30d1756
MI		 2814 vha = pci_get_drvdata(pdev);
2815 ha = vha->hw;
2816
2817 /* Turn-off FCE trace */
2818 if (ha->flags.fce_enabled) {
2819 qla2x00_disable_fce_trace(vha, NULL, NULL);
2820 ha->flags.fce_enabled = 0;
2821 }
2822
2823 /* Turn-off EFT trace */
2824 if (ha->eft)
2825 qla2x00_disable_eft_trace(vha);
2826
2827 /* Stop currently executing firmware. */
2828 qla2x00_try_to_stop_firmware(vha);
2829
2830 /* Turn adapter off line */
2831 vha->flags.online = 0;
2832
2833 /* turn-off interrupts on the card */
2834 if (ha->interrupts_on) {
2835 vha->flags.init_done = 0;
2836 ha->isp_ops->disable_intrs(ha);
2837 }
2838
2839 qla2x00_free_irqs(vha);
2840
2841 qla2x00_free_fw_dump(ha);
2842}
2843
4c993f76 2844static void
7ee61397 2845qla2x00_remove_one(struct pci_dev *pdev)
1da177e4 2846{
feafb7b1 2847 scsi_qla_host_t *base_vha, *vha;
e315cd28 2848 struct qla_hw_data *ha;
feafb7b1 2849 unsigned long flags;
e315cd28 2850
9a347ff4
CD		 2851 /*
2852 * If the PCI device is disabled that means that probe failed and any
2853 * resources should be have cleaned up on probe exit.
2854 */
2855 if (!atomic_read(&pdev->enable_cnt))
2856 return;
2857
e315cd28
AC		 2858 base_vha = pci_get_drvdata(pdev);
2859 ha = base_vha->hw;
2860
2d70c103
NB		 2861 ha->flags.host_shutting_down = 1;
2862
220d36b4 2863 set_bit(UNLOADING, &base_vha->dpc_flags);
43ebf16d
AE		 2864 mutex_lock(&ha->vport_lock);
2865 while (ha->cur_vport_count) {
2866 struct Scsi_Host *scsi_host;
feafb7b1 2867
43ebf16d 2868 spin_lock_irqsave(&ha->vport_slock, flags);
feafb7b1 2869
43ebf16d
AE		 2870 BUG_ON(base_vha->list.next == &ha->vp_list);
2871 /* This assumes first entry in ha->vp_list is always base vha */
2872 vha = list_first_entry(&base_vha->list, scsi_qla_host_t, list);
2873 scsi_host = scsi_host_get(vha->host);
feafb7b1 2874
43ebf16d
AE		 2875 spin_unlock_irqrestore(&ha->vport_slock, flags);
2876 mutex_unlock(&ha->vport_lock);
2877
2878 fc_vport_terminate(vha->fc_vport);
2879 scsi_host_put(vha->host);
feafb7b1 2880
43ebf16d 2881 mutex_lock(&ha->vport_lock);
e315cd28 2882 }
43ebf16d 2883 mutex_unlock(&ha->vport_lock);
1da177e4 2884
7d613ac6
SV		 2885 if (IS_QLA8031(ha)) {
2886 ql_dbg(ql_dbg_p3p, base_vha, 0xb07e,
2887 "Clearing fcoe driver presence.\n");
2888 if (qla83xx_clear_drv_presence(base_vha) != QLA_SUCCESS)
2889 ql_dbg(ql_dbg_p3p, base_vha, 0xb079,
2890 "Error while clearing DRV-Presence.\n");
2891 }
2892
b9978769
AV		 2893 qla2x00_abort_all_cmds(base_vha, DID_NO_CONNECT << 16);
2894
e315cd28 2895 qla2x00_dfs_remove(base_vha);
c795c1e4 2896
e315cd28 2897 qla84xx_put_chip(base_vha);
c795c1e4 2898
b9978769
AV		 2899 /* Disable timer */
2900 if (base_vha->timer_active)
2901 qla2x00_stop_timer(base_vha);
2902
2903 base_vha->flags.online = 0;
2904
68ca949c
AC		 2905 /* Flush the work queue and remove it */
2906 if (ha->wq) {
2907 flush_workqueue(ha->wq);
2908 destroy_workqueue(ha->wq);
2909 ha->wq = NULL;
2910 }
2911
7d613ac6
SV		 2912 /* Cancel all work and destroy DPC workqueues */
2913 if (ha->dpc_lp_wq) {
2914 cancel_work_sync(&ha->idc_aen);
2915 destroy_workqueue(ha->dpc_lp_wq);
2916 ha->dpc_lp_wq = NULL;
2917 }
2918
2919 if (ha->dpc_hp_wq) {
2920 cancel_work_sync(&ha->nic_core_reset);
2921 cancel_work_sync(&ha->idc_state_handler);
2922 cancel_work_sync(&ha->nic_core_unrecoverable);
2923 destroy_workqueue(ha->dpc_hp_wq);
2924 ha->dpc_hp_wq = NULL;
2925 }
2926
b9978769
AV		 2927 /* Kill the kernel thread for this host */
2928 if (ha->dpc_thread) {
2929 struct task_struct *t = ha->dpc_thread;
2930
2931 /*
2932 * qla2xxx_wake_dpc checks for ->dpc_thread
2933 * so we need to zero it out.
2934 */
2935 ha->dpc_thread = NULL;
2936 kthread_stop(t);
2937 }
2d70c103 2938 qlt_remove_target(ha, base_vha);
b9978769 2939
e315cd28 2940 qla2x00_free_sysfs_attr(base_vha);
df613b96 2941
e315cd28 2942 fc_remove_host(base_vha->host);
4d4df193 2943
e315cd28 2944 scsi_remove_host(base_vha->host);
1da177e4 2945
e315cd28 2946 qla2x00_free_device(base_vha);
bdf79621 2947
e315cd28 2948 scsi_host_put(base_vha->host);
1da177e4 2949
a9083016 2950 if (IS_QLA82XX(ha)) {
b963752f
GM		 2951 qla82xx_idc_lock(ha);
2952 qla82xx_clear_drv_active(ha);
2953 qla82xx_idc_unlock(ha);
2954
a9083016
GM		 2955 iounmap((device_reg_t __iomem *)ha->nx_pcibase);
2956 if (!ql2xdbwr)
2957 iounmap((device_reg_t __iomem *)ha->nxdb_wr_ptr);
2958 } else {
2959 if (ha->iobase)
2960 iounmap(ha->iobase);
1da177e4 2961
a9083016
GM		 2962 if (ha->mqiobase)
2963 iounmap(ha->mqiobase);
6246b8a1
GM		 2964
2965 if (IS_QLA83XX(ha) && ha->msixbase)
2966 iounmap(ha->msixbase);
a9083016 2967 }
73208dfd 2968
e315cd28
AC		 2969 pci_release_selected_regions(ha->pdev, ha->bars);
2970 kfree(ha);
2971 ha = NULL;
1da177e4 2972
90a86fc0
JC		 2973 pci_disable_pcie_error_reporting(pdev);
2974
665db93b 2975 pci_disable_device(pdev);
1da177e4
LT		 2976 pci_set_drvdata(pdev, NULL);
2977}
1da177e4
LT		 2978
2979static void
e315cd28 2980qla2x00_free_device(scsi_qla_host_t *vha)
1da177e4 2981{
e315cd28 2982 struct qla_hw_data *ha = vha->hw;
1da177e4 2983
85880801
AV		 2984 qla2x00_abort_all_cmds(vha, DID_NO_CONNECT << 16);
2985
2986 /* Disable timer */
2987 if (vha->timer_active)
2988 qla2x00_stop_timer(vha);
2989
2d70c103 2990 qla2x00_stop_dpc_thread(vha);
85880801 2991
2afa19a9 2992 qla25xx_delete_queues(vha);
df613b96 2993 if (ha->flags.fce_enabled)
e315cd28 2994 qla2x00_disable_fce_trace(vha, NULL, NULL);
df613b96 2995
a7a167bf 2996 if (ha->eft)
e315cd28 2997 qla2x00_disable_eft_trace(vha);
a7a167bf 2998
f6ef3b18 2999 /* Stop currently executing firmware. */
e315cd28 3000 qla2x00_try_to_stop_firmware(vha);
1da177e4 3001
85880801
AV		 3002 vha->flags.online = 0;
3003
f6ef3b18 3004 /* turn-off interrupts on the card */
a9083016
GM		 3005 if (ha->interrupts_on) {
3006 vha->flags.init_done = 0;
fd34f556 3007 ha->isp_ops->disable_intrs(ha);
a9083016 3008 }
f6ef3b18 3009
e315cd28 3010 qla2x00_free_irqs(vha);
1da177e4 3011
8867048b
CD		 3012 qla2x00_free_fcports(vha);
3013
e315cd28 3014 qla2x00_mem_free(ha);
73208dfd 3015
08de2844
GM		 3016 qla82xx_md_free(vha);
3017
73208dfd 3018 qla2x00_free_queues(ha);
1da177e4
LT		 3019}
3020
8867048b
CD		 3021void qla2x00_free_fcports(struct scsi_qla_host *vha)
3022{
3023 fc_port_t *fcport, *tfcport;
3024
3025 list_for_each_entry_safe(fcport, tfcport, &vha->vp_fcports, list) {
3026 list_del(&fcport->list);
5f16b331 3027 qla2x00_clear_loop_id(fcport);
8867048b
CD		 3028 kfree(fcport);
3029 fcport = NULL;
3030 }
3031}
3032
d97994dc 3033static inline void
e315cd28 3034qla2x00_schedule_rport_del(struct scsi_qla_host *vha, fc_port_t *fcport,
d97994dc 3035 int defer)
3036{
d97994dc 3037 struct fc_rport *rport;
67becc00 3038 scsi_qla_host_t *base_vha;
044d78e1 3039 unsigned long flags;
d97994dc 3040
3041 if (!fcport->rport)
3042 return;
3043
3044 rport = fcport->rport;
3045 if (defer) {
67becc00 3046 base_vha = pci_get_drvdata(vha->hw->pdev);
044d78e1 3047 spin_lock_irqsave(vha->host->host_lock, flags);
d97994dc 3048 fcport->drport = rport;
044d78e1 3049 spin_unlock_irqrestore(vha->host->host_lock, flags);
67becc00
AV		 3050 set_bit(FCPORT_UPDATE_NEEDED, &base_vha->dpc_flags);
3051 qla2xxx_wake_dpc(base_vha);
2d70c103 3052 } else {
d97994dc 3053 fc_remote_port_delete(rport);
2d70c103
NB		 3054 qlt_fc_port_deleted(vha, fcport);
3055 }
d97994dc 3056}
3057
1da177e4
LT		 3058/*
3059 * qla2x00_mark_device_lost Updates fcport state when device goes offline.
3060 *
3061 * Input: ha = adapter block pointer. fcport = port structure pointer.
3062 *
3063 * Return: None.
3064 *
3065 * Context:
3066 */
e315cd28 3067void qla2x00_mark_device_lost(scsi_qla_host_t *vha, fc_port_t *fcport,
d97994dc 3068 int do_login, int defer)
1da177e4 3069{
2c3dfe3f 3070 if (atomic_read(&fcport->state) == FCS_ONLINE &&
c6d39e23 3071 vha->vp_idx == fcport->vha->vp_idx) {
ec426e10 3072 qla2x00_set_fcport_state(fcport, FCS_DEVICE_LOST);
e315cd28
AC		 3073 qla2x00_schedule_rport_del(vha, fcport, defer);
3074 }
fa2a1ce5 3075 /*
1da177e4
LT		 3076 * We may need to retry the login, so don't change the state of the
3077 * port but do the retries.
3078 */
3079 if (atomic_read(&fcport->state) != FCS_DEVICE_DEAD)
ec426e10 3080 qla2x00_set_fcport_state(fcport, FCS_DEVICE_LOST);
1da177e4
LT		 3081
3082 if (!do_login)
3083 return;
3084
3085 if (fcport->login_retry == 0) {
e315cd28
AC		 3086 fcport->login_retry = vha->hw->login_retry_count;
3087 set_bit(RELOGIN_NEEDED, &vha->dpc_flags);
1da177e4 3088
7c3df132
SK		 3089 ql_dbg(ql_dbg_disc, vha, 0x2067,
3090 "Port login retry "
1da177e4 3091 "%02x%02x%02x%02x%02x%02x%02x%02x, "
7c3df132
SK		 3092 "id = 0x%04x retry cnt=%d.\n",
3093 fcport->port_name[0], fcport->port_name[1],
3094 fcport->port_name[2], fcport->port_name[3],
3095 fcport->port_name[4], fcport->port_name[5],
3096 fcport->port_name[6], fcport->port_name[7],
3097 fcport->loop_id, fcport->login_retry);
1da177e4
LT		 3098 }
3099}
3100
3101/*
3102 * qla2x00_mark_all_devices_lost
3103 * Updates fcport state when device goes offline.
3104 *
3105 * Input:
3106 * ha = adapter block pointer.
3107 * fcport = port structure pointer.
3108 *
3109 * Return:
3110 * None.
3111 *
3112 * Context:
3113 */
3114void
e315cd28 3115qla2x00_mark_all_devices_lost(scsi_qla_host_t *vha, int defer)
1da177e4
LT		 3116{
3117 fc_port_t *fcport;
3118
e315cd28 3119 list_for_each_entry(fcport, &vha->vp_fcports, list) {
c6d39e23 3120 if (vha->vp_idx != 0 && vha->vp_idx != fcport->vha->vp_idx)
1da177e4 3121 continue;
0d6e61bc 3122
1da177e4
LT		 3123 /*
3124 * No point in marking the device as lost, if the device is
3125 * already DEAD.
3126 */
3127 if (atomic_read(&fcport->state) == FCS_DEVICE_DEAD)
3128 continue;
e315cd28 3129 if (atomic_read(&fcport->state) == FCS_ONLINE) {
ec426e10 3130 qla2x00_set_fcport_state(fcport, FCS_DEVICE_LOST);
0d6e61bc
AV		 3131 if (defer)
3132 qla2x00_schedule_rport_del(vha, fcport, defer);
c6d39e23 3133 else if (vha->vp_idx == fcport->vha->vp_idx)
0d6e61bc
AV		 3134 qla2x00_schedule_rport_del(vha, fcport, defer);
3135 }
1da177e4
LT		 3136 }
3137}
3138
3139/*
3140* qla2x00_mem_alloc
3141* Allocates adapter memory.
3142*
3143* Returns:
3144* 0 = success.
e8711085 3145* !0 = failure.
1da177e4 3146*/
e8711085 3147static int
73208dfd
AC		 3148qla2x00_mem_alloc(struct qla_hw_data *ha, uint16_t req_len, uint16_t rsp_len,
3149 struct req_que **req, struct rsp_que **rsp)
1da177e4
LT		 3150{
3151 char name[16];
1da177e4 3152
e8711085 3153 ha->init_cb = dma_alloc_coherent(&ha->pdev->dev, ha->init_cb_size,
e315cd28 3154 &ha->init_cb_dma, GFP_KERNEL);
e8711085 3155 if (!ha->init_cb)
e315cd28 3156 goto fail;
e8711085 3157
2d70c103
NB		 3158 if (qlt_mem_alloc(ha) < 0)
3159 goto fail_free_init_cb;
3160
642ef983
CD		 3161 ha->gid_list = dma_alloc_coherent(&ha->pdev->dev,
3162 qla2x00_gid_list_size(ha), &ha->gid_list_dma, GFP_KERNEL);
e315cd28 3163 if (!ha->gid_list)
2d70c103 3164 goto fail_free_tgt_mem;
1da177e4 3165
e8711085
AV		 3166 ha->srb_mempool = mempool_create_slab_pool(SRB_MIN_REQ, srb_cachep);
3167 if (!ha->srb_mempool)
e315cd28 3168 goto fail_free_gid_list;
e8711085 3169
a9083016
GM		 3170 if (IS_QLA82XX(ha)) {
3171 /* Allocate cache for CT6 Ctx. */
3172 if (!ctx_cachep) {
3173 ctx_cachep = kmem_cache_create("qla2xxx_ctx",
3174 sizeof(struct ct6_dsd), 0,
3175 SLAB_HWCACHE_ALIGN, NULL);
3176 if (!ctx_cachep)
3177 goto fail_free_gid_list;
3178 }
3179 ha->ctx_mempool = mempool_create_slab_pool(SRB_MIN_REQ,
3180 ctx_cachep);
3181 if (!ha->ctx_mempool)
3182 goto fail_free_srb_mempool;
7c3df132
SK		 3183 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x0021,
3184 "ctx_cachep=%p ctx_mempool=%p.\n",
3185 ctx_cachep, ha->ctx_mempool);
a9083016
GM		 3186 }
3187
e8711085
AV		 3188 /* Get memory for cached NVRAM */
3189 ha->nvram = kzalloc(MAX_NVRAM_SIZE, GFP_KERNEL);
3190 if (!ha->nvram)
a9083016 3191 goto fail_free_ctx_mempool;
e8711085 3192
e315cd28
AC		 3193 snprintf(name, sizeof(name), "%s_%d", QLA2XXX_DRIVER_NAME,
3194 ha->pdev->device);
3195 ha->s_dma_pool = dma_pool_create(name, &ha->pdev->dev,
3196 DMA_POOL_SIZE, 8, 0);
3197 if (!ha->s_dma_pool)
3198 goto fail_free_nvram;
3199
7c3df132
SK		 3200 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x0022,
3201 "init_cb=%p gid_list=%p, srb_mempool=%p s_dma_pool=%p.\n",
3202 ha->init_cb, ha->gid_list, ha->srb_mempool, ha->s_dma_pool);
3203
bad75002 3204 if (IS_QLA82XX(ha) || ql2xenabledif) {
a9083016
GM		 3205 ha->dl_dma_pool = dma_pool_create(name, &ha->pdev->dev,
3206 DSD_LIST_DMA_POOL_SIZE, 8, 0);
3207 if (!ha->dl_dma_pool) {
7c3df132
SK		 3208 ql_log_pci(ql_log_fatal, ha->pdev, 0x0023,
3209 "Failed to allocate memory for dl_dma_pool.\n");
a9083016
GM		 3210 goto fail_s_dma_pool;
3211 }
3212
3213 ha->fcp_cmnd_dma_pool = dma_pool_create(name, &ha->pdev->dev,
3214 FCP_CMND_DMA_POOL_SIZE, 8, 0);
3215 if (!ha->fcp_cmnd_dma_pool) {
7c3df132
SK		 3216 ql_log_pci(ql_log_fatal, ha->pdev, 0x0024,
3217 "Failed to allocate memory for fcp_cmnd_dma_pool.\n");
a9083016
GM		 3218 goto fail_dl_dma_pool;
3219 }
7c3df132
SK		 3220 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x0025,
3221 "dl_dma_pool=%p fcp_cmnd_dma_pool=%p.\n",
3222 ha->dl_dma_pool, ha->fcp_cmnd_dma_pool);
a9083016
GM		 3223 }
3224
e8711085
AV		 3225 /* Allocate memory for SNS commands */
3226 if (IS_QLA2100(ha) || IS_QLA2200(ha)) {
e315cd28 3227 /* Get consistent memory allocated for SNS commands */
e8711085 3228 ha->sns_cmd = dma_alloc_coherent(&ha->pdev->dev,
e315cd28 3229 sizeof(struct sns_cmd_pkt), &ha->sns_cmd_dma, GFP_KERNEL);
e8711085 3230 if (!ha->sns_cmd)
e315cd28 3231 goto fail_dma_pool;
7c3df132 3232 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x0026,
d8424f68 3233 "sns_cmd: %p.\n", ha->sns_cmd);
e8711085 3234 } else {
e315cd28 3235 /* Get consistent memory allocated for MS IOCB */
e8711085 3236 ha->ms_iocb = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL,
e315cd28 3237 &ha->ms_iocb_dma);
e8711085 3238 if (!ha->ms_iocb)
e315cd28
AC		 3239 goto fail_dma_pool;
3240 /* Get consistent memory allocated for CT SNS commands */
e8711085 3241 ha->ct_sns = dma_alloc_coherent(&ha->pdev->dev,
e315cd28 3242 sizeof(struct ct_sns_pkt), &ha->ct_sns_dma, GFP_KERNEL);
e8711085
AV		 3243 if (!ha->ct_sns)
3244 goto fail_free_ms_iocb;
7c3df132
SK		 3245 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x0027,
3246 "ms_iocb=%p ct_sns=%p.\n",
3247 ha->ms_iocb, ha->ct_sns);
1da177e4
LT		 3248 }
3249
e315cd28 3250 /* Allocate memory for request ring */
73208dfd
AC		 3251 *req = kzalloc(sizeof(struct req_que), GFP_KERNEL);
3252 if (!*req) {
7c3df132
SK		 3253 ql_log_pci(ql_log_fatal, ha->pdev, 0x0028,
3254 "Failed to allocate memory for req.\n");
e315cd28
AC		 3255 goto fail_req;
3256 }
73208dfd
AC		 3257 (*req)->length = req_len;
3258 (*req)->ring = dma_alloc_coherent(&ha->pdev->dev,
3259 ((*req)->length + 1) * sizeof(request_t),
3260 &(*req)->dma, GFP_KERNEL);
3261 if (!(*req)->ring) {
7c3df132
SK		 3262 ql_log_pci(ql_log_fatal, ha->pdev, 0x0029,
3263 "Failed to allocate memory for req_ring.\n");
e315cd28
AC		 3264 goto fail_req_ring;
3265 }
3266 /* Allocate memory for response ring */
73208dfd
AC		 3267 *rsp = kzalloc(sizeof(struct rsp_que), GFP_KERNEL);
3268 if (!*rsp) {
7c3df132
SK		 3269 ql_log_pci(ql_log_fatal, ha->pdev, 0x002a,
3270 "Failed to allocate memory for rsp.\n");
e315cd28
AC		 3271 goto fail_rsp;
3272 }
73208dfd
AC		 3273 (*rsp)->hw = ha;
3274 (*rsp)->length = rsp_len;
3275 (*rsp)->ring = dma_alloc_coherent(&ha->pdev->dev,
3276 ((*rsp)->length + 1) * sizeof(response_t),
3277 &(*rsp)->dma, GFP_KERNEL);
3278 if (!(*rsp)->ring) {
7c3df132
SK		 3279 ql_log_pci(ql_log_fatal, ha->pdev, 0x002b,
3280 "Failed to allocate memory for rsp_ring.\n");
e315cd28
AC		 3281 goto fail_rsp_ring;
3282 }
73208dfd
AC		 3283 (*req)->rsp = *rsp;
3284 (*rsp)->req = *req;
7c3df132
SK		 3285 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x002c,
3286 "req=%p req->length=%d req->ring=%p rsp=%p "
3287 "rsp->length=%d rsp->ring=%p.\n",
3288 *req, (*req)->length, (*req)->ring, *rsp, (*rsp)->length,
3289 (*rsp)->ring);
73208dfd
AC		 3290 /* Allocate memory for NVRAM data for vports */
3291 if (ha->nvram_npiv_size) {
3292 ha->npiv_info = kzalloc(sizeof(struct qla_npiv_entry) *
7c3df132 3293 ha->nvram_npiv_size, GFP_KERNEL);
73208dfd 3294 if (!ha->npiv_info) {
7c3df132
SK		 3295 ql_log_pci(ql_log_fatal, ha->pdev, 0x002d,
3296 "Failed to allocate memory for npiv_info.\n");
73208dfd
AC		 3297 goto fail_npiv_info;
3298 }
3299 } else
3300 ha->npiv_info = NULL;
e8711085 3301
b64b0e8f 3302 /* Get consistent memory allocated for EX-INIT-CB. */
6246b8a1 3303 if (IS_CNA_CAPABLE(ha) || IS_QLA2031(ha)) {
b64b0e8f
AV		 3304 ha->ex_init_cb = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL,
3305 &ha->ex_init_cb_dma);
3306 if (!ha->ex_init_cb)
3307 goto fail_ex_init_cb;
7c3df132
SK		 3308 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x002e,
3309 "ex_init_cb=%p.\n", ha->ex_init_cb);
b64b0e8f
AV		 3310 }
3311
a9083016
GM		 3312 INIT_LIST_HEAD(&ha->gbl_dsd_list);
3313
5ff1d584
AV		 3314 /* Get consistent memory allocated for Async Port-Database. */
3315 if (!IS_FWI2_CAPABLE(ha)) {
3316 ha->async_pd = dma_pool_alloc(ha->s_dma_pool, GFP_KERNEL,
3317 &ha->async_pd_dma);
3318 if (!ha->async_pd)
3319 goto fail_async_pd;
7c3df132
SK		 3320 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x002f,
3321 "async_pd=%p.\n", ha->async_pd);
5ff1d584
AV		 3322 }
3323
e315cd28 3324 INIT_LIST_HEAD(&ha->vp_list);
5f16b331
CD		 3325
3326 /* Allocate memory for our loop_id bitmap */
3327 ha->loop_id_map = kzalloc(BITS_TO_LONGS(LOOPID_MAP_SIZE) * sizeof(long),
3328 GFP_KERNEL);
3329 if (!ha->loop_id_map)
3330 goto fail_async_pd;
3331 else {
3332 qla2x00_set_reserved_loop_ids(ha);
3333 ql_dbg_pci(ql_dbg_init, ha->pdev, 0x0123,
3334 "loop_id_map=%p. \n", ha->loop_id_map);
3335 }
3336
e315cd28
AC		 3337 return 1;
3338
5ff1d584
AV		 3339fail_async_pd:
3340 dma_pool_free(ha->s_dma_pool, ha->ex_init_cb, ha->ex_init_cb_dma);
b64b0e8f
AV		 3341fail_ex_init_cb:
3342 kfree(ha->npiv_info);
73208dfd
AC		 3343fail_npiv_info:
3344 dma_free_coherent(&ha->pdev->dev, ((*rsp)->length + 1) *
3345 sizeof(response_t), (*rsp)->ring, (*rsp)->dma);
3346 (*rsp)->ring = NULL;
3347 (*rsp)->dma = 0;
e315cd28 3348fail_rsp_ring:
73208dfd 3349 kfree(*rsp);
e315cd28 3350fail_rsp:
73208dfd
AC		 3351 dma_free_coherent(&ha->pdev->dev, ((*req)->length + 1) *
3352 sizeof(request_t), (*req)->ring, (*req)->dma);
3353 (*req)->ring = NULL;
3354 (*req)->dma = 0;
e315cd28 3355fail_req_ring:
73208dfd 3356 kfree(*req);
e315cd28
AC		 3357fail_req:
3358 dma_free_coherent(&ha->pdev->dev, sizeof(struct ct_sns_pkt),
3359 ha->ct_sns, ha->ct_sns_dma);
3360 ha->ct_sns = NULL;
3361 ha->ct_sns_dma = 0;
e8711085
AV		 3362fail_free_ms_iocb:
3363 dma_pool_free(ha->s_dma_pool, ha->ms_iocb, ha->ms_iocb_dma);
3364 ha->ms_iocb = NULL;
3365 ha->ms_iocb_dma = 0;
e315cd28 3366fail_dma_pool:
bad75002 3367 if (IS_QLA82XX(ha) || ql2xenabledif) {
a9083016
GM		 3368 dma_pool_destroy(ha->fcp_cmnd_dma_pool);
3369 ha->fcp_cmnd_dma_pool = NULL;
3370 }
3371fail_dl_dma_pool:
bad75002 3372 if (IS_QLA82XX(ha) || ql2xenabledif) {
a9083016
GM		 3373 dma_pool_destroy(ha->dl_dma_pool);
3374 ha->dl_dma_pool = NULL;
3375 }
3376fail_s_dma_pool:
e315cd28
AC		 3377 dma_pool_destroy(ha->s_dma_pool);
3378 ha->s_dma_pool = NULL;
e8711085
AV		 3379fail_free_nvram:
3380 kfree(ha->nvram);
3381 ha->nvram = NULL;
a9083016
GM		 3382fail_free_ctx_mempool:
3383 mempool_destroy(ha->ctx_mempool);
3384 ha->ctx_mempool = NULL;
e8711085
AV		 3385fail_free_srb_mempool:
3386 mempool_destroy(ha->srb_mempool);
3387 ha->srb_mempool = NULL;
e8711085 3388fail_free_gid_list:
642ef983
CD		 3389 dma_free_coherent(&ha->pdev->dev, qla2x00_gid_list_size(ha),
3390 ha->gid_list,
e315cd28 3391 ha->gid_list_dma);
e8711085
AV		 3392 ha->gid_list = NULL;
3393 ha->gid_list_dma = 0;
2d70c103
NB		 3394fail_free_tgt_mem:
3395 qlt_mem_free(ha);
e315cd28
AC		 3396fail_free_init_cb:
3397 dma_free_coherent(&ha->pdev->dev, ha->init_cb_size, ha->init_cb,
3398 ha->init_cb_dma);
3399 ha->init_cb = NULL;
3400 ha->init_cb_dma = 0;
e8711085 3401fail:
7c3df132
SK		 3402 ql_log(ql_log_fatal, NULL, 0x0030,
3403 "Memory allocation failure.\n");
e8711085 3404 return -ENOMEM;
1da177e4
LT		 3405}
3406
3407/*
e30d1756
MI		 3408* qla2x00_free_fw_dump
3409* Frees fw dump stuff.
1da177e4
LT		 3410*
3411* Input:
e30d1756 3412* ha = adapter block pointer.
1da177e4 3413*/
a824ebb3 3414static void
e30d1756 3415qla2x00_free_fw_dump(struct qla_hw_data *ha)
1da177e4 3416{
df613b96
AV		 3417 if (ha->fce)
3418 dma_free_coherent(&ha->pdev->dev, FCE_SIZE, ha->fce,
e30d1756 3419 ha->fce_dma);
df613b96 3420
a7a167bf
AV		 3421 if (ha->fw_dump) {
3422 if (ha->eft)
3423 dma_free_coherent(&ha->pdev->dev,
e30d1756 3424 ntohl(ha->fw_dump->eft_size), ha->eft, ha->eft_dma);
a7a167bf
AV		 3425 vfree(ha->fw_dump);
3426 }
e30d1756
MI		 3427 ha->fce = NULL;
3428 ha->fce_dma = 0;
3429 ha->eft = NULL;
3430 ha->eft_dma = 0;
3431 ha->fw_dump = NULL;
3432 ha->fw_dumped = 0;
3433 ha->fw_dump_reading = 0;
3434}
3435
3436/*
3437* qla2x00_mem_free
3438* Frees all adapter allocated memory.
3439*
3440* Input:
3441* ha = adapter block pointer.
3442*/
3443static void
3444qla2x00_mem_free(struct qla_hw_data *ha)
3445{
3446 qla2x00_free_fw_dump(ha);
3447
81178772
SK		 3448 if (ha->mctp_dump)
3449 dma_free_coherent(&ha->pdev->dev, MCTP_DUMP_SIZE, ha->mctp_dump,
3450 ha->mctp_dump_dma);
3451
e30d1756
MI		 3452 if (ha->srb_mempool)
3453 mempool_destroy(ha->srb_mempool);
a7a167bf 3454
11bbc1d8
AV		 3455 if (ha->dcbx_tlv)
3456 dma_free_coherent(&ha->pdev->dev, DCBX_TLV_DATA_SIZE,
3457 ha->dcbx_tlv, ha->dcbx_tlv_dma);
3458
ce0423f4
AV		 3459 if (ha->xgmac_data)
3460 dma_free_coherent(&ha->pdev->dev, XGMAC_DATA_SIZE,
3461 ha->xgmac_data, ha->xgmac_data_dma);
3462
1da177e4
LT		 3463 if (ha->sns_cmd)
3464 dma_free_coherent(&ha->pdev->dev, sizeof(struct sns_cmd_pkt),
e315cd28 3465 ha->sns_cmd, ha->sns_cmd_dma);
1da177e4
LT		 3466
3467 if (ha->ct_sns)
3468 dma_free_coherent(&ha->pdev->dev, sizeof(struct ct_sns_pkt),
e315cd28 3469 ha->ct_sns, ha->ct_sns_dma);
1da177e4 3470
88729e53
AV		 3471 if (ha->sfp_data)
3472 dma_pool_free(ha->s_dma_pool, ha->sfp_data, ha->sfp_data_dma);
3473
1da177e4
LT		 3474 if (ha->ms_iocb)
3475 dma_pool_free(ha->s_dma_pool, ha->ms_iocb, ha->ms_iocb_dma);
3476
b64b0e8f 3477 if (ha->ex_init_cb)
a9083016
GM		 3478 dma_pool_free(ha->s_dma_pool,
3479 ha->ex_init_cb, ha->ex_init_cb_dma);
b64b0e8f 3480
5ff1d584
AV		 3481 if (ha->async_pd)
3482 dma_pool_free(ha->s_dma_pool, ha->async_pd, ha->async_pd_dma);
3483
1da177e4
LT		 3484 if (ha->s_dma_pool)
3485 dma_pool_destroy(ha->s_dma_pool);
3486
1da177e4 3487 if (ha->gid_list)
642ef983
CD		 3488 dma_free_coherent(&ha->pdev->dev, qla2x00_gid_list_size(ha),
3489 ha->gid_list, ha->gid_list_dma);
1da177e4 3490
a9083016
GM		 3491 if (IS_QLA82XX(ha)) {
3492 if (!list_empty(&ha->gbl_dsd_list)) {
3493 struct dsd_dma *dsd_ptr, *tdsd_ptr;
3494
3495 /* clean up allocated prev pool */
3496 list_for_each_entry_safe(dsd_ptr,
3497 tdsd_ptr, &ha->gbl_dsd_list, list) {
3498 dma_pool_free(ha->dl_dma_pool,
3499 dsd_ptr->dsd_addr, dsd_ptr->dsd_list_dma);
3500 list_del(&dsd_ptr->list);
3501 kfree(dsd_ptr);
3502 }
3503 }
3504 }
3505
3506 if (ha->dl_dma_pool)
3507 dma_pool_destroy(ha->dl_dma_pool);
3508
3509 if (ha->fcp_cmnd_dma_pool)
3510 dma_pool_destroy(ha->fcp_cmnd_dma_pool);
3511
3512 if (ha->ctx_mempool)
3513 mempool_destroy(ha->ctx_mempool);
3514
2d70c103
NB		 3515 qlt_mem_free(ha);
3516
e315cd28
AC		 3517 if (ha->init_cb)
3518 dma_free_coherent(&ha->pdev->dev, ha->init_cb_size,
a9083016 3519 ha->init_cb, ha->init_cb_dma);
e315cd28
AC		 3520 vfree(ha->optrom_buffer);
3521 kfree(ha->nvram);
73208dfd 3522 kfree(ha->npiv_info);
7a67735b 3523 kfree(ha->swl);
5f16b331 3524 kfree(ha->loop_id_map);
1da177e4 3525
e8711085 3526 ha->srb_mempool = NULL;
a9083016 3527 ha->ctx_mempool = NULL;
1da177e4
LT		 3528 ha->sns_cmd = NULL;
3529 ha->sns_cmd_dma = 0;
3530 ha->ct_sns = NULL;
3531 ha->ct_sns_dma = 0;
3532 ha->ms_iocb = NULL;
3533 ha->ms_iocb_dma = 0;
1da177e4
LT		 3534 ha->init_cb = NULL;
3535 ha->init_cb_dma = 0;
b64b0e8f
AV		 3536 ha->ex_init_cb = NULL;
3537 ha->ex_init_cb_dma = 0;
5ff1d584
AV		 3538 ha->async_pd = NULL;
3539 ha->async_pd_dma = 0;
1da177e4
LT		 3540
3541 ha->s_dma_pool = NULL;
a9083016
GM		 3542 ha->dl_dma_pool = NULL;
3543 ha->fcp_cmnd_dma_pool = NULL;
1da177e4 3544
1da177e4
LT		 3545 ha->gid_list = NULL;
3546 ha->gid_list_dma = 0;
2d70c103
NB		 3547
3548 ha->tgt.atio_ring = NULL;
3549 ha->tgt.atio_dma = 0;
3550 ha->tgt.tgt_vp_map = NULL;
e315cd28 3551}
1da177e4 3552
e315cd28
AC		 3553struct scsi_qla_host *qla2x00_create_host(struct scsi_host_template *sht,
3554 struct qla_hw_data *ha)
3555{
3556 struct Scsi_Host *host;
3557 struct scsi_qla_host *vha = NULL;
854165f4 3558
e315cd28
AC		 3559 host = scsi_host_alloc(sht, sizeof(scsi_qla_host_t));
3560 if (host == NULL) {
7c3df132
SK		 3561 ql_log_pci(ql_log_fatal, ha->pdev, 0x0107,
3562 "Failed to allocate host from the scsi layer, aborting.\n");
e315cd28
AC		 3563 goto fail;
3564 }
3565
3566 /* Clear our data area */
3567 vha = shost_priv(host);
3568 memset(vha, 0, sizeof(scsi_qla_host_t));
3569
3570 vha->host = host;
3571 vha->host_no = host->host_no;
3572 vha->hw = ha;
3573
3574 INIT_LIST_HEAD(&vha->vp_fcports);
3575 INIT_LIST_HEAD(&vha->work_list);
3576 INIT_LIST_HEAD(&vha->list);
3577
f999f4c1
AV		 3578 spin_lock_init(&vha->work_lock);
3579
e315cd28 3580 sprintf(vha->host_str, "%s_%ld", QLA2XXX_DRIVER_NAME, vha->host_no);
7c3df132
SK		 3581 ql_dbg(ql_dbg_init, vha, 0x0041,
3582 "Allocated the host=%p hw=%p vha=%p dev_name=%s",
3583 vha->host, vha->hw, vha,
3584 dev_name(&(ha->pdev->dev)));
3585
e315cd28
AC		 3586 return vha;
3587
3588fail:
3589 return vha;
1da177e4
LT		 3590}
3591
01ef66bb 3592static struct qla_work_evt *
f999f4c1 3593qla2x00_alloc_work(struct scsi_qla_host *vha, enum qla_work_type type)
0971de7f
AV		 3594{
3595 struct qla_work_evt *e;
feafb7b1
AE		 3596 uint8_t bail;
3597
3598 QLA_VHA_MARK_BUSY(vha, bail);
3599 if (bail)
3600 return NULL;
0971de7f 3601
f999f4c1 3602 e = kzalloc(sizeof(struct qla_work_evt), GFP_ATOMIC);
feafb7b1
AE		 3603 if (!e) {
3604 QLA_VHA_MARK_NOT_BUSY(vha);
0971de7f 3605 return NULL;
feafb7b1 3606 }
0971de7f
AV		 3607
3608 INIT_LIST_HEAD(&e->list);
3609 e->type = type;
3610 e->flags = QLA_EVT_FLAG_FREE;
3611 return e;
3612}
3613
01ef66bb 3614static int
f999f4c1 3615qla2x00_post_work(struct scsi_qla_host *vha, struct qla_work_evt *e)
0971de7f 3616{
f999f4c1 3617 unsigned long flags;
0971de7f 3618
f999f4c1 3619 spin_lock_irqsave(&vha->work_lock, flags);
e315cd28 3620 list_add_tail(&e->list, &vha->work_list);
f999f4c1 3621 spin_unlock_irqrestore(&vha->work_lock, flags);
e315cd28 3622 qla2xxx_wake_dpc(vha);
f999f4c1 3623
0971de7f
AV		 3624 return QLA_SUCCESS;
3625}
3626
3627int
e315cd28 3628qla2x00_post_aen_work(struct scsi_qla_host *vha, enum fc_host_event_code code,
0971de7f
AV		 3629 u32 data)
3630{
3631 struct qla_work_evt *e;
3632
f999f4c1 3633 e = qla2x00_alloc_work(vha, QLA_EVT_AEN);
0971de7f
AV		 3634 if (!e)
3635 return QLA_FUNCTION_FAILED;
3636
3637 e->u.aen.code = code;
3638 e->u.aen.data = data;
f999f4c1 3639 return qla2x00_post_work(vha, e);
0971de7f
AV		 3640}
3641
8a659571
AV		 3642int
3643qla2x00_post_idc_ack_work(struct scsi_qla_host *vha, uint16_t *mb)
3644{
3645 struct qla_work_evt *e;
3646
f999f4c1 3647 e = qla2x00_alloc_work(vha, QLA_EVT_IDC_ACK);
8a659571
AV		 3648 if (!e)
3649 return QLA_FUNCTION_FAILED;
3650
3651 memcpy(e->u.idc_ack.mb, mb, QLA_IDC_ACK_REGS * sizeof(uint16_t));
f999f4c1 3652 return qla2x00_post_work(vha, e);
8a659571
AV		 3653}
3654
ac280b67
AV		 3655#define qla2x00_post_async_work(name, type) \
3656int qla2x00_post_async_##name##_work( \
3657 struct scsi_qla_host *vha, \
3658 fc_port_t *fcport, uint16_t *data) \
3659{ \
3660 struct qla_work_evt *e; \
3661 \
3662 e = qla2x00_alloc_work(vha, type); \
3663 if (!e) \
3664 return QLA_FUNCTION_FAILED; \
3665 \
3666 e->u.logio.fcport = fcport; \
3667 if (data) { \
3668 e->u.logio.data[0] = data[0]; \
3669 e->u.logio.data[1] = data[1]; \
3670 } \
3671 return qla2x00_post_work(vha, e); \
3672}
3673
3674qla2x00_post_async_work(login, QLA_EVT_ASYNC_LOGIN);
3675qla2x00_post_async_work(login_done, QLA_EVT_ASYNC_LOGIN_DONE);
3676qla2x00_post_async_work(logout, QLA_EVT_ASYNC_LOGOUT);
3677qla2x00_post_async_work(logout_done, QLA_EVT_ASYNC_LOGOUT_DONE);
5ff1d584
AV		 3678qla2x00_post_async_work(adisc, QLA_EVT_ASYNC_ADISC);
3679qla2x00_post_async_work(adisc_done, QLA_EVT_ASYNC_ADISC_DONE);
ac280b67 3680
3420d36c
AV		 3681int
3682qla2x00_post_uevent_work(struct scsi_qla_host *vha, u32 code)
3683{
3684 struct qla_work_evt *e;
3685
3686 e = qla2x00_alloc_work(vha, QLA_EVT_UEVENT);
3687 if (!e)
3688 return QLA_FUNCTION_FAILED;
3689
3690 e->u.uevent.code = code;
3691 return qla2x00_post_work(vha, e);
3692}
3693
3694static void
3695qla2x00_uevent_emit(struct scsi_qla_host *vha, u32 code)
3696{
3697 char event_string[40];
3698 char *envp[] = { event_string, NULL };
3699
3700 switch (code) {
3701 case QLA_UEVENT_CODE_FW_DUMP:
3702 snprintf(event_string, sizeof(event_string), "FW_DUMP=%ld",
3703 vha->host_no);
3704 break;
3705 default:
3706 /* do nothing */
3707 break;
3708 }
3709 kobject_uevent_env(&vha->hw->pdev->dev.kobj, KOBJ_CHANGE, envp);
3710}
3711
ac280b67 3712void
e315cd28 3713qla2x00_do_work(struct scsi_qla_host *vha)
0971de7f 3714{
f999f4c1
AV		 3715 struct qla_work_evt *e, *tmp;
3716 unsigned long flags;
3717 LIST_HEAD(work);
0971de7f 3718
f999f4c1
AV		 3719 spin_lock_irqsave(&vha->work_lock, flags);
3720 list_splice_init(&vha->work_list, &work);
3721 spin_unlock_irqrestore(&vha->work_lock, flags);
3722
3723 list_for_each_entry_safe(e, tmp, &work, list) {
0971de7f 3724 list_del_init(&e->list);
0971de7f
AV		 3725
3726 switch (e->type) {
3727 case QLA_EVT_AEN:
e315cd28 3728 fc_host_post_event(vha->host, fc_get_event_number(),
0971de7f
AV		 3729 e->u.aen.code, e->u.aen.data);
3730 break;
8a659571
AV		 3731 case QLA_EVT_IDC_ACK:
3732 qla81xx_idc_ack(vha, e->u.idc_ack.mb);
3733 break;
ac280b67
AV		 3734 case QLA_EVT_ASYNC_LOGIN:
3735 qla2x00_async_login(vha, e->u.logio.fcport,
3736 e->u.logio.data);
3737 break;
3738 case QLA_EVT_ASYNC_LOGIN_DONE:
3739 qla2x00_async_login_done(vha, e->u.logio.fcport,
3740 e->u.logio.data);
3741 break;
3742 case QLA_EVT_ASYNC_LOGOUT:
3743 qla2x00_async_logout(vha, e->u.logio.fcport);
3744 break;
3745 case QLA_EVT_ASYNC_LOGOUT_DONE:
3746 qla2x00_async_logout_done(vha, e->u.logio.fcport,
3747 e->u.logio.data);
3748 break;
5ff1d584
AV		 3749 case QLA_EVT_ASYNC_ADISC:
3750 qla2x00_async_adisc(vha, e->u.logio.fcport,
3751 e->u.logio.data);
3752 break;
3753 case QLA_EVT_ASYNC_ADISC_DONE:
3754 qla2x00_async_adisc_done(vha, e->u.logio.fcport,
3755 e->u.logio.data);
3756 break;
3420d36c
AV		 3757 case QLA_EVT_UEVENT:
3758 qla2x00_uevent_emit(vha, e->u.uevent.code);
3759 break;
0971de7f
AV		 3760 }
3761 if (e->flags & QLA_EVT_FLAG_FREE)
3762 kfree(e);
feafb7b1
AE		 3763
3764 /* For each work completed decrement vha ref count */
3765 QLA_VHA_MARK_NOT_BUSY(vha);
e315cd28 3766 }
e315cd28 3767}
f999f4c1 3768
e315cd28
AC		 3769/* Relogins all the fcports of a vport
3770 * Context: dpc thread
3771 */
3772void qla2x00_relogin(struct scsi_qla_host *vha)
3773{
3774 fc_port_t *fcport;
c6b2fca8 3775 int status;
e315cd28
AC		 3776 uint16_t next_loopid = 0;
3777 struct qla_hw_data *ha = vha->hw;
ac280b67 3778 uint16_t data[2];
e315cd28
AC		 3779
3780 list_for_each_entry(fcport, &vha->vp_fcports, list) {
3781 /*
3782 * If the port is not ONLINE then try to login
3783 * to it if we haven't run out of retries.
3784 */
5ff1d584
AV		 3785 if (atomic_read(&fcport->state) != FCS_ONLINE &&
3786 fcport->login_retry && !(fcport->flags & FCF_ASYNC_SENT)) {
ac280b67 3787 fcport->login_retry--;
e315cd28 3788 if (fcport->flags & FCF_FABRIC_DEVICE) {
f08b7251 3789 if (fcport->flags & FCF_FCP2_DEVICE)
e315cd28
AC		 3790 ha->isp_ops->fabric_logout(vha,
3791 fcport->loop_id,
3792 fcport->d_id.b.domain,
3793 fcport->d_id.b.area,
3794 fcport->d_id.b.al_pa);
3795
03bcfb57
JC		 3796 if (fcport->loop_id == FC_NO_LOOP_ID) {
3797 fcport->loop_id = next_loopid =
3798 ha->min_external_loopid;
3799 status = qla2x00_find_new_loop_id(
3800 vha, fcport);
3801 if (status != QLA_SUCCESS) {
3802 /* Ran out of IDs to use */
3803 break;
3804 }
3805 }
3806
ac280b67 3807 if (IS_ALOGIO_CAPABLE(ha)) {
5ff1d584 3808 fcport->flags |= FCF_ASYNC_SENT;
ac280b67
AV		 3809 data[0] = 0;
3810 data[1] = QLA_LOGIO_LOGIN_RETRIED;
3811 status = qla2x00_post_async_login_work(
3812 vha, fcport, data);
3813 if (status == QLA_SUCCESS)
3814 continue;
3815 /* Attempt a retry. */
3816 status = 1;
aaf4d3e2 3817 } else {
ac280b67
AV		 3818 status = qla2x00_fabric_login(vha,
3819 fcport, &next_loopid);
aaf4d3e2
SK		 3820 if (status == QLA_SUCCESS) {
3821 int status2;
3822 uint8_t opts;
3823
3824 opts = 0;
3825 if (fcport->flags &
3826 FCF_FCP2_DEVICE)
3827 opts |= BIT_1;
03003960
SK		 3828 status2 =
3829 qla2x00_get_port_database(
3830 vha, fcport, opts);
aaf4d3e2
SK		 3831 if (status2 != QLA_SUCCESS)
3832 status = 1;
3833 }
3834 }
e315cd28
AC		 3835 } else
3836 status = qla2x00_local_device_login(vha,
3837 fcport);
3838
e315cd28
AC		 3839 if (status == QLA_SUCCESS) {
3840 fcport->old_loop_id = fcport->loop_id;
3841
7c3df132
SK		 3842 ql_dbg(ql_dbg_disc, vha, 0x2003,
3843 "Port login OK: logged in ID 0x%x.\n",
3844 fcport->loop_id);
e315cd28
AC		 3845
3846 qla2x00_update_fcport(vha, fcport);
3847
3848 } else if (status == 1) {
3849 set_bit(RELOGIN_NEEDED, &vha->dpc_flags);
3850 /* retry the login again */
7c3df132
SK		 3851 ql_dbg(ql_dbg_disc, vha, 0x2007,
3852 "Retrying %d login again loop_id 0x%x.\n",
3853 fcport->login_retry, fcport->loop_id);
e315cd28
AC		 3854 } else {
3855 fcport->login_retry = 0;
3856 }
3857
3858 if (fcport->login_retry == 0 && status != QLA_SUCCESS)
5f16b331 3859 qla2x00_clear_loop_id(fcport);
e315cd28
AC		 3860 }
3861 if (test_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags))
3862 break;
0971de7f 3863 }
0971de7f
AV		 3864}
3865
7d613ac6
SV		 3866/* Schedule work on any of the dpc-workqueues */
3867void
3868qla83xx_schedule_work(scsi_qla_host_t *base_vha, int work_code)
3869{
3870 struct qla_hw_data *ha = base_vha->hw;
3871
3872 switch (work_code) {
3873 case MBA_IDC_AEN: /* 0x8200 */
3874 if (ha->dpc_lp_wq)
3875 queue_work(ha->dpc_lp_wq, &ha->idc_aen);
3876 break;
3877
3878 case QLA83XX_NIC_CORE_RESET: /* 0x1 */
3879 if (!ha->flags.nic_core_reset_hdlr_active) {
3880 if (ha->dpc_hp_wq)
3881 queue_work(ha->dpc_hp_wq, &ha->nic_core_reset);
3882 } else
3883 ql_dbg(ql_dbg_p3p, base_vha, 0xb05e,
3884 "NIC Core reset is already active. Skip "
3885 "scheduling it again.\n");
3886 break;
3887 case QLA83XX_IDC_STATE_HANDLER: /* 0x2 */
3888 if (ha->dpc_hp_wq)
3889 queue_work(ha->dpc_hp_wq, &ha->idc_state_handler);
3890 break;
3891 case QLA83XX_NIC_CORE_UNRECOVERABLE: /* 0x3 */
3892 if (ha->dpc_hp_wq)
3893 queue_work(ha->dpc_hp_wq, &ha->nic_core_unrecoverable);
3894 break;
3895 default:
3896 ql_log(ql_log_warn, base_vha, 0xb05f,
3897 "Unknow work-code=0x%x.\n", work_code);
3898 }
3899
3900 return;
3901}
3902
3903/* Work: Perform NIC Core Unrecoverable state handling */
3904void
3905qla83xx_nic_core_unrecoverable_work(struct work_struct *work)
3906{
3907 struct qla_hw_data *ha =
2ad1b67c 3908 container_of(work, struct qla_hw_data, nic_core_unrecoverable);
7d613ac6
SV		 3909 scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
3910 uint32_t dev_state = 0;
3911
3912 qla83xx_idc_lock(base_vha, 0);
3913 qla83xx_rd_reg(base_vha, QLA83XX_IDC_DEV_STATE, &dev_state);
3914 qla83xx_reset_ownership(base_vha);
3915 if (ha->flags.nic_core_reset_owner) {
3916 ha->flags.nic_core_reset_owner = 0;
3917 qla83xx_wr_reg(base_vha, QLA83XX_IDC_DEV_STATE,
3918 QLA8XXX_DEV_FAILED);
3919 ql_log(ql_log_info, base_vha, 0xb060, "HW State: FAILED.\n");
3920 qla83xx_schedule_work(base_vha, QLA83XX_IDC_STATE_HANDLER);
3921 }
3922 qla83xx_idc_unlock(base_vha, 0);
3923}
3924
3925/* Work: Execute IDC state handler */
3926void
3927qla83xx_idc_state_handler_work(struct work_struct *work)
3928{
3929 struct qla_hw_data *ha =
2ad1b67c 3930 container_of(work, struct qla_hw_data, idc_state_handler);
7d613ac6
SV		 3931 scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
3932 uint32_t dev_state = 0;
3933
3934 qla83xx_idc_lock(base_vha, 0);
3935 qla83xx_rd_reg(base_vha, QLA83XX_IDC_DEV_STATE, &dev_state);
3936 if (dev_state == QLA8XXX_DEV_FAILED ||
3937 dev_state == QLA8XXX_DEV_NEED_QUIESCENT)
3938 qla83xx_idc_state_handler(base_vha);
3939 qla83xx_idc_unlock(base_vha, 0);
3940}
3941
fa492630 3942static int
7d613ac6
SV		 3943qla83xx_check_nic_core_fw_alive(scsi_qla_host_t *base_vha)
3944{
3945 int rval = QLA_SUCCESS;
3946 unsigned long heart_beat_wait = jiffies + (1 * HZ);
3947 uint32_t heart_beat_counter1, heart_beat_counter2;
3948
3949 do {
3950 if (time_after(jiffies, heart_beat_wait)) {
3951 ql_dbg(ql_dbg_p3p, base_vha, 0xb07c,
3952 "Nic Core f/w is not alive.\n");
3953 rval = QLA_FUNCTION_FAILED;
3954 break;
3955 }
3956
3957 qla83xx_idc_lock(base_vha, 0);
3958 qla83xx_rd_reg(base_vha, QLA83XX_FW_HEARTBEAT,
3959 &heart_beat_counter1);
3960 qla83xx_idc_unlock(base_vha, 0);
3961 msleep(100);
3962 qla83xx_idc_lock(base_vha, 0);
3963 qla83xx_rd_reg(base_vha, QLA83XX_FW_HEARTBEAT,
3964 &heart_beat_counter2);
3965 qla83xx_idc_unlock(base_vha, 0);
3966 } while (heart_beat_counter1 == heart_beat_counter2);
3967
3968 return rval;
3969}
3970
3971/* Work: Perform NIC Core Reset handling */
3972void
3973qla83xx_nic_core_reset_work(struct work_struct *work)
3974{
3975 struct qla_hw_data *ha =
3976 container_of(work, struct qla_hw_data, nic_core_reset);
3977 scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
3978 uint32_t dev_state = 0;
3979
81178772
SK		 3980 if (IS_QLA2031(ha)) {
3981 if (qla2xxx_mctp_dump(base_vha) != QLA_SUCCESS)
3982 ql_log(ql_log_warn, base_vha, 0xb081,
3983 "Failed to dump mctp\n");
3984 return;
3985 }
3986
7d613ac6
SV		 3987 if (!ha->flags.nic_core_reset_hdlr_active) {
3988 if (qla83xx_check_nic_core_fw_alive(base_vha) == QLA_SUCCESS) {
3989 qla83xx_idc_lock(base_vha, 0);
3990 qla83xx_rd_reg(base_vha, QLA83XX_IDC_DEV_STATE,
3991 &dev_state);
3992 qla83xx_idc_unlock(base_vha, 0);
3993 if (dev_state != QLA8XXX_DEV_NEED_RESET) {
3994 ql_dbg(ql_dbg_p3p, base_vha, 0xb07a,
3995 "Nic Core f/w is alive.\n");
3996 return;
3997 }
3998 }
3999
4000 ha->flags.nic_core_reset_hdlr_active = 1;
4001 if (qla83xx_nic_core_reset(base_vha)) {
4002 /* NIC Core reset failed. */
4003 ql_dbg(ql_dbg_p3p, base_vha, 0xb061,
4004 "NIC Core reset failed.\n");
4005 }
4006 ha->flags.nic_core_reset_hdlr_active = 0;
4007 }
4008}
4009
4010/* Work: Handle 8200 IDC aens */
4011void
4012qla83xx_service_idc_aen(struct work_struct *work)
4013{
4014 struct qla_hw_data *ha =
4015 container_of(work, struct qla_hw_data, idc_aen);
4016 scsi_qla_host_t *base_vha = pci_get_drvdata(ha->pdev);
4017 uint32_t dev_state, idc_control;
4018
4019 qla83xx_idc_lock(base_vha, 0);
4020 qla83xx_rd_reg(base_vha, QLA83XX_IDC_DEV_STATE, &dev_state);
4021 qla83xx_rd_reg(base_vha, QLA83XX_IDC_CONTROL, &idc_control);
4022 qla83xx_idc_unlock(base_vha, 0);
4023 if (dev_state == QLA8XXX_DEV_NEED_RESET) {
4024 if (idc_control & QLA83XX_IDC_GRACEFUL_RESET) {
4025 ql_dbg(ql_dbg_p3p, base_vha, 0xb062,
4026 "Application requested NIC Core Reset.\n");
4027 qla83xx_schedule_work(base_vha, QLA83XX_NIC_CORE_RESET);
4028 } else if (qla83xx_check_nic_core_fw_alive(base_vha) ==
4029 QLA_SUCCESS) {
4030 ql_dbg(ql_dbg_p3p, base_vha, 0xb07b,
4031 "Other protocol driver requested NIC Core Reset.\n");
4032 qla83xx_schedule_work(base_vha, QLA83XX_NIC_CORE_RESET);
4033 }
4034 } else if (dev_state == QLA8XXX_DEV_FAILED ||
4035 dev_state == QLA8XXX_DEV_NEED_QUIESCENT) {
4036 qla83xx_schedule_work(base_vha, QLA83XX_IDC_STATE_HANDLER);
4037 }
4038}
4039
4040static void
4041qla83xx_wait_logic(void)
4042{
4043 int i;
4044
4045 /* Yield CPU */
4046 if (!in_interrupt()) {
4047 /*
4048 * Wait about 200ms before retrying again.
4049 * This controls the number of retries for single
4050 * lock operation.
4051 */
4052 msleep(100);
4053 schedule();
4054 } else {
4055 for (i = 0; i < 20; i++)
4056 cpu_relax(); /* This a nop instr on i386 */
4057 }
4058}
4059
fa492630 4060static int
7d613ac6
SV		 4061qla83xx_force_lock_recovery(scsi_qla_host_t *base_vha)
4062{
4063 int rval;
4064 uint32_t data;
4065 uint32_t idc_lck_rcvry_stage_mask = 0x3;
4066 uint32_t idc_lck_rcvry_owner_mask = 0x3c;
4067 struct qla_hw_data *ha = base_vha->hw;
6c315553
SK		 4068 ql_dbg(ql_dbg_p3p, base_vha, 0xb086,
4069 "Trying force recovery of the IDC lock.\n");
7d613ac6
SV		 4070
4071 rval = qla83xx_rd_reg(base_vha, QLA83XX_IDC_LOCK_RECOVERY, &data);
4072 if (rval)
4073 return rval;
4074
4075 if ((data & idc_lck_rcvry_stage_mask) > 0) {
4076 return QLA_SUCCESS;
4077 } else {
4078 data = (IDC_LOCK_RECOVERY_STAGE1) | (ha->portnum << 2);
4079 rval = qla83xx_wr_reg(base_vha, QLA83XX_IDC_LOCK_RECOVERY,
4080 data);
4081 if (rval)
4082 return rval;
4083
4084 msleep(200);
4085
4086 rval = qla83xx_rd_reg(base_vha, QLA83XX_IDC_LOCK_RECOVERY,
4087 &data);
4088 if (rval)
4089 return rval;
4090
4091 if (((data & idc_lck_rcvry_owner_mask) >> 2) == ha->portnum) {
4092 data &= (IDC_LOCK_RECOVERY_STAGE2 |
4093 ~(idc_lck_rcvry_stage_mask));
4094 rval = qla83xx_wr_reg(base_vha,
4095 QLA83XX_IDC_LOCK_RECOVERY, data);
4096 if (rval)
4097 return rval;
4098
4099 /* Forcefully perform IDC UnLock */
4100 rval = qla83xx_rd_reg(base_vha, QLA83XX_DRIVER_UNLOCK,
4101 &data);
4102 if (rval)
4103 return rval;
4104 /* Clear lock-id by setting 0xff */
4105 rval = qla83xx_wr_reg(base_vha, QLA83XX_DRIVER_LOCKID,
4106 0xff);
4107 if (rval)
4108 return rval;
4109 /* Clear lock-recovery by setting 0x0 */
4110 rval = qla83xx_wr_reg(base_vha,
4111 QLA83XX_IDC_LOCK_RECOVERY, 0x0);
4112 if (rval)
4113 return rval;
4114 } else
4115 return QLA_SUCCESS;
4116 }
4117
4118 return rval;
4119}
4120
fa492630 4121static int
7d613ac6
SV		 4122qla83xx_idc_lock_recovery(scsi_qla_host_t *base_vha)
4123{
4124 int rval = QLA_SUCCESS;
4125 uint32_t o_drv_lockid, n_drv_lockid;
4126 unsigned long lock_recovery_timeout;
4127
4128 lock_recovery_timeout = jiffies + QLA83XX_MAX_LOCK_RECOVERY_WAIT;
4129retry_lockid:
4130 rval = qla83xx_rd_reg(base_vha, QLA83XX_DRIVER_LOCKID, &o_drv_lockid);
4131 if (rval)
4132 goto exit;
4133
4134 /* MAX wait time before forcing IDC Lock recovery = 2 secs */
4135 if (time_after_eq(jiffies, lock_recovery_timeout)) {
4136 if (qla83xx_force_lock_recovery(base_vha) == QLA_SUCCESS)
4137 return QLA_SUCCESS;
4138 else
4139 return QLA_FUNCTION_FAILED;
4140 }
4141
4142 rval = qla83xx_rd_reg(base_vha, QLA83XX_DRIVER_LOCKID, &n_drv_lockid);
4143 if (rval)
4144 goto exit;
4145
4146 if (o_drv_lockid == n_drv_lockid) {
4147 qla83xx_wait_logic();
4148 goto retry_lockid;
4149 } else
4150 return QLA_SUCCESS;
4151
4152exit:
4153 return rval;
4154}
4155
4156void
4157qla83xx_idc_lock(scsi_qla_host_t *base_vha, uint16_t requester_id)
4158{
4159 uint16_t options = (requester_id << 15) | BIT_6;
4160 uint32_t data;
6c315553 4161 uint32_t lock_owner;
7d613ac6
SV		 4162 struct qla_hw_data *ha = base_vha->hw;
4163
4164 /* IDC-lock implementation using driver-lock/lock-id remote registers */
4165retry_lock:
4166 if (qla83xx_rd_reg(base_vha, QLA83XX_DRIVER_LOCK, &data)
4167 == QLA_SUCCESS) {
4168 if (data) {
4169 /* Setting lock-id to our function-number */
4170 qla83xx_wr_reg(base_vha, QLA83XX_DRIVER_LOCKID,
4171 ha->portnum);
4172 } else {
6c315553
SK		 4173 qla83xx_rd_reg(base_vha, QLA83XX_DRIVER_LOCKID,
4174 &lock_owner);
7d613ac6 4175 ql_dbg(ql_dbg_p3p, base_vha, 0xb063,
6c315553
SK		 4176 "Failed to acquire IDC lock, acquired by %d, "
4177 "retrying...\n", lock_owner);
7d613ac6
SV		 4178
4179 /* Retry/Perform IDC-Lock recovery */
4180 if (qla83xx_idc_lock_recovery(base_vha)
4181 == QLA_SUCCESS) {
4182 qla83xx_wait_logic();
4183 goto retry_lock;
4184 } else
4185 ql_log(ql_log_warn, base_vha, 0xb075,
4186 "IDC Lock recovery FAILED.\n");
4187 }
4188
4189 }
4190
4191 return;
4192
4193 /* XXX: IDC-lock implementation using access-control mbx */
4194retry_lock2:
4195 if (qla83xx_access_control(base_vha, options, 0, 0, NULL)) {
4196 ql_dbg(ql_dbg_p3p, base_vha, 0xb072,
4197 "Failed to acquire IDC lock. retrying...\n");
4198 /* Retry/Perform IDC-Lock recovery */
4199 if (qla83xx_idc_lock_recovery(base_vha) == QLA_SUCCESS) {
4200 qla83xx_wait_logic();
4201 goto retry_lock2;
4202 } else
4203 ql_log(ql_log_warn, base_vha, 0xb076,
4204 "IDC Lock recovery FAILED.\n");
4205 }
4206
4207 return;
4208}
4209
4210void
4211qla83xx_idc_unlock(scsi_qla_host_t *base_vha, uint16_t requester_id)
4212{
4213 uint16_t options = (requester_id << 15) | BIT_7, retry;
4214 uint32_t data;
4215 struct qla_hw_data *ha = base_vha->hw;
4216
4217 /* IDC-unlock implementation using driver-unlock/lock-id
4218 * remote registers
4219 */
4220 retry = 0;
4221retry_unlock:
4222 if (qla83xx_rd_reg(base_vha, QLA83XX_DRIVER_LOCKID, &data)
4223 == QLA_SUCCESS) {
4224 if (data == ha->portnum) {
4225 qla83xx_rd_reg(base_vha, QLA83XX_DRIVER_UNLOCK, &data);
4226 /* Clearing lock-id by setting 0xff */
4227 qla83xx_wr_reg(base_vha, QLA83XX_DRIVER_LOCKID, 0xff);
4228 } else if (retry < 10) {
4229 /* SV: XXX: IDC unlock retrying needed here? */
4230
4231 /* Retry for IDC-unlock */
4232 qla83xx_wait_logic();
4233 retry++;
4234 ql_dbg(ql_dbg_p3p, base_vha, 0xb064,
4235 "Failed to release IDC lock, retyring=%d\n", retry);
4236 goto retry_unlock;
4237 }
4238 } else if (retry < 10) {
4239 /* Retry for IDC-unlock */
4240 qla83xx_wait_logic();
4241 retry++;
4242 ql_dbg(ql_dbg_p3p, base_vha, 0xb065,
4243 "Failed to read drv-lockid, retyring=%d\n", retry);
4244 goto retry_unlock;
4245 }
4246
4247 return;
4248
4249 /* XXX: IDC-unlock implementation using access-control mbx */
4250 retry = 0;
4251retry_unlock2:
4252 if (qla83xx_access_control(base_vha, options, 0, 0, NULL)) {
4253 if (retry < 10) {
4254 /* Retry for IDC-unlock */
4255 qla83xx_wait_logic();
4256 retry++;
4257 ql_dbg(ql_dbg_p3p, base_vha, 0xb066,
4258 "Failed to release IDC lock, retyring=%d\n", retry);
4259 goto retry_unlock2;
4260 }
4261 }
4262
4263 return;
4264}
4265
4266int
4267__qla83xx_set_drv_presence(scsi_qla_host_t *vha)
4268{
4269 int rval = QLA_SUCCESS;
4270 struct qla_hw_data *ha = vha->hw;
4271 uint32_t drv_presence;
4272
4273 rval = qla83xx_rd_reg(vha, QLA83XX_IDC_DRV_PRESENCE, &drv_presence);
4274 if (rval == QLA_SUCCESS) {
4275 drv_presence |= (1 << ha->portnum);
4276 rval = qla83xx_wr_reg(vha, QLA83XX_IDC_DRV_PRESENCE,
4277 drv_presence);
4278 }
4279
4280 return rval;
4281}
4282
4283int
4284qla83xx_set_drv_presence(scsi_qla_host_t *vha)
4285{
4286 int rval = QLA_SUCCESS;
4287
4288 qla83xx_idc_lock(vha, 0);
4289 rval = __qla83xx_set_drv_presence(vha);
4290 qla83xx_idc_unlock(vha, 0);
4291
4292 return rval;
4293}
4294
4295int
4296__qla83xx_clear_drv_presence(scsi_qla_host_t *vha)
4297{
4298 int rval = QLA_SUCCESS;
4299 struct qla_hw_data *ha = vha->hw;
4300 uint32_t drv_presence;
4301
4302 rval = qla83xx_rd_reg(vha, QLA83XX_IDC_DRV_PRESENCE, &drv_presence);
4303 if (rval == QLA_SUCCESS) {
4304 drv_presence &= ~(1 << ha->portnum);
4305 rval = qla83xx_wr_reg(vha, QLA83XX_IDC_DRV_PRESENCE,
4306 drv_presence);
4307 }
4308
4309 return rval;
4310}
4311
4312int
4313qla83xx_clear_drv_presence(scsi_qla_host_t *vha)
4314{
4315 int rval = QLA_SUCCESS;
4316
4317 qla83xx_idc_lock(vha, 0);
4318 rval = __qla83xx_clear_drv_presence(vha);
4319 qla83xx_idc_unlock(vha, 0);
4320
4321 return rval;
4322}
4323
fa492630 4324static void
7d613ac6
SV		 4325qla83xx_need_reset_handler(scsi_qla_host_t *vha)
4326{
4327 struct qla_hw_data *ha = vha->hw;
4328 uint32_t drv_ack, drv_presence;
4329 unsigned long ack_timeout;
4330
4331 /* Wait for IDC ACK from all functions (DRV-ACK == DRV-PRESENCE) */
4332 ack_timeout = jiffies + (ha->fcoe_reset_timeout * HZ);
4333 while (1) {
4334 qla83xx_rd_reg(vha, QLA83XX_IDC_DRIVER_ACK, &drv_ack);
4335 qla83xx_rd_reg(vha, QLA83XX_IDC_DRV_PRESENCE, &drv_presence);
807fb6d8 4336 if ((drv_ack & drv_presence) == drv_presence)
7d613ac6
SV		 4337 break;
4338
4339 if (time_after_eq(jiffies, ack_timeout)) {
4340 ql_log(ql_log_warn, vha, 0xb067,
4341 "RESET ACK TIMEOUT! drv_presence=0x%x "
4342 "drv_ack=0x%x\n", drv_presence, drv_ack);
4343 /*
4344 * The function(s) which did not ack in time are forced
4345 * to withdraw any further participation in the IDC
4346 * reset.
4347 */
4348 if (drv_ack != drv_presence)
4349 qla83xx_wr_reg(vha, QLA83XX_IDC_DRV_PRESENCE,
4350 drv_ack);
4351 break;
4352 }
4353
4354 qla83xx_idc_unlock(vha, 0);
4355 msleep(1000);
4356 qla83xx_idc_lock(vha, 0);
4357 }
4358
4359 qla83xx_wr_reg(vha, QLA83XX_IDC_DEV_STATE, QLA8XXX_DEV_COLD);
4360 ql_log(ql_log_info, vha, 0xb068, "HW State: COLD/RE-INIT.\n");
4361}
4362
fa492630 4363static int
7d613ac6
SV		 4364qla83xx_device_bootstrap(scsi_qla_host_t *vha)
4365{
4366 int rval = QLA_SUCCESS;
4367 uint32_t idc_control;
4368
4369 qla83xx_wr_reg(vha, QLA83XX_IDC_DEV_STATE, QLA8XXX_DEV_INITIALIZING);
4370 ql_log(ql_log_info, vha, 0xb069, "HW State: INITIALIZING.\n");
4371
4372 /* Clearing IDC-Control Graceful-Reset Bit before resetting f/w */
4373 __qla83xx_get_idc_control(vha, &idc_control);
4374 idc_control &= ~QLA83XX_IDC_GRACEFUL_RESET;
4375 __qla83xx_set_idc_control(vha, 0);
4376
4377 qla83xx_idc_unlock(vha, 0);
4378 rval = qla83xx_restart_nic_firmware(vha);
4379 qla83xx_idc_lock(vha, 0);
4380
4381 if (rval != QLA_SUCCESS) {
4382 ql_log(ql_log_fatal, vha, 0xb06a,
4383 "Failed to restart NIC f/w.\n");
4384 qla83xx_wr_reg(vha, QLA83XX_IDC_DEV_STATE, QLA8XXX_DEV_FAILED);
4385 ql_log(ql_log_info, vha, 0xb06b, "HW State: FAILED.\n");
4386 } else {
4387 ql_dbg(ql_dbg_p3p, vha, 0xb06c,
4388 "Success in restarting nic f/w.\n");
4389 qla83xx_wr_reg(vha, QLA83XX_IDC_DEV_STATE, QLA8XXX_DEV_READY);
4390 ql_log(ql_log_info, vha, 0xb06d, "HW State: READY.\n");
4391 }
4392
4393 return rval;
4394}
4395
4396/* Assumes idc_lock always held on entry */
4397int
4398qla83xx_idc_state_handler(scsi_qla_host_t *base_vha)
4399{
4400 struct qla_hw_data *ha = base_vha->hw;
4401 int rval = QLA_SUCCESS;
4402 unsigned long dev_init_timeout;
4403 uint32_t dev_state;
4404
4405 /* Wait for MAX-INIT-TIMEOUT for the device to go ready */
4406 dev_init_timeout = jiffies + (ha->fcoe_dev_init_timeout * HZ);
4407
4408 while (1) {
4409
4410 if (time_after_eq(jiffies, dev_init_timeout)) {
4411 ql_log(ql_log_warn, base_vha, 0xb06e,
4412 "Initialization TIMEOUT!\n");
4413 /* Init timeout. Disable further NIC Core
4414 * communication.
4415 */
4416 qla83xx_wr_reg(base_vha, QLA83XX_IDC_DEV_STATE,
4417 QLA8XXX_DEV_FAILED);
4418 ql_log(ql_log_info, base_vha, 0xb06f,
4419 "HW State: FAILED.\n");
4420 }
4421
4422 qla83xx_rd_reg(base_vha, QLA83XX_IDC_DEV_STATE, &dev_state);
4423 switch (dev_state) {
4424 case QLA8XXX_DEV_READY:
4425 if (ha->flags.nic_core_reset_owner)
4426 qla83xx_idc_audit(base_vha,
4427 IDC_AUDIT_COMPLETION);
4428 ha->flags.nic_core_reset_owner = 0;
4429 ql_dbg(ql_dbg_p3p, base_vha, 0xb070,
4430 "Reset_owner reset by 0x%x.\n",
4431 ha->portnum);
4432 goto exit;
4433 case QLA8XXX_DEV_COLD:
4434 if (ha->flags.nic_core_reset_owner)
4435 rval = qla83xx_device_bootstrap(base_vha);
4436 else {
4437 /* Wait for AEN to change device-state */
4438 qla83xx_idc_unlock(base_vha, 0);
4439 msleep(1000);
4440 qla83xx_idc_lock(base_vha, 0);
4441 }
4442 break;
4443 case QLA8XXX_DEV_INITIALIZING:
4444 /* Wait for AEN to change device-state */
4445 qla83xx_idc_unlock(base_vha, 0);
4446 msleep(1000);
4447 qla83xx_idc_lock(base_vha, 0);
4448 break;
4449 case QLA8XXX_DEV_NEED_RESET:
4450 if (!ql2xdontresethba && ha->flags.nic_core_reset_owner)
4451 qla83xx_need_reset_handler(base_vha);
4452 else {
4453 /* Wait for AEN to change device-state */
4454 qla83xx_idc_unlock(base_vha, 0);
4455 msleep(1000);
4456 qla83xx_idc_lock(base_vha, 0);
4457 }
4458 /* reset timeout value after need reset handler */
4459 dev_init_timeout = jiffies +
4460 (ha->fcoe_dev_init_timeout * HZ);
4461 break;
4462 case QLA8XXX_DEV_NEED_QUIESCENT:
4463 /* XXX: DEBUG for now */
4464 qla83xx_idc_unlock(base_vha, 0);
4465 msleep(1000);
4466 qla83xx_idc_lock(base_vha, 0);
4467 break;
4468 case QLA8XXX_DEV_QUIESCENT:
4469 /* XXX: DEBUG for now */
4470 if (ha->flags.quiesce_owner)
4471 goto exit;
4472
4473 qla83xx_idc_unlock(base_vha, 0);
4474 msleep(1000);
4475 qla83xx_idc_lock(base_vha, 0);
4476 dev_init_timeout = jiffies +
4477 (ha->fcoe_dev_init_timeout * HZ);
4478 break;
4479 case QLA8XXX_DEV_FAILED:
4480 if (ha->flags.nic_core_reset_owner)
4481 qla83xx_idc_audit(base_vha,
4482 IDC_AUDIT_COMPLETION);
4483 ha->flags.nic_core_reset_owner = 0;
4484 __qla83xx_clear_drv_presence(base_vha);
4485 qla83xx_idc_unlock(base_vha, 0);
4486 qla8xxx_dev_failed_handler(base_vha);
4487 rval = QLA_FUNCTION_FAILED;
4488 qla83xx_idc_lock(base_vha, 0);
4489 goto exit;
4490 case QLA8XXX_BAD_VALUE:
4491 qla83xx_idc_unlock(base_vha, 0);
4492 msleep(1000);
4493 qla83xx_idc_lock(base_vha, 0);
4494 break;
4495 default:
4496 ql_log(ql_log_warn, base_vha, 0xb071,
4497 "Unknow Device State: %x.\n", dev_state);
4498 qla83xx_idc_unlock(base_vha, 0);
4499 qla8xxx_dev_failed_handler(base_vha);
4500 rval = QLA_FUNCTION_FAILED;
4501 qla83xx_idc_lock(base_vha, 0);
4502 goto exit;
4503 }
4504 }
4505
4506exit:
4507 return rval;
4508}
4509
1da177e4
LT		 4510/**************************************************************************
4511* qla2x00_do_dpc
4512* This kernel thread is a task that is schedule by the interrupt handler
4513* to perform the background processing for interrupts.
4514*
4515* Notes:
4516* This task always run in the context of a kernel thread. It
4517* is kick-off by the driver's detect code and starts up
4518* up one per adapter. It immediately goes to sleep and waits for
4519* some fibre event. When either the interrupt handler or
4520* the timer routine detects a event it will one of the task
4521* bits then wake us up.
4522**************************************************************************/
4523static int
4524qla2x00_do_dpc(void *data)
4525{
2c3dfe3f 4526 int rval;
e315cd28
AC		 4527 scsi_qla_host_t *base_vha;
4528 struct qla_hw_data *ha;
1da177e4 4529
e315cd28
AC		 4530 ha = (struct qla_hw_data *)data;
4531 base_vha = pci_get_drvdata(ha->pdev);
1da177e4 4532
1da177e4
LT		 4533 set_user_nice(current, -20);
4534
563585ec 4535 set_current_state(TASK_INTERRUPTIBLE);
39a11240 4536 while (!kthread_should_stop()) {
7c3df132
SK		 4537 ql_dbg(ql_dbg_dpc, base_vha, 0x4000,
4538 "DPC handler sleeping.\n");
1da177e4 4539
39a11240
CH		 4540 schedule();
4541 __set_current_state(TASK_RUNNING);
1da177e4 4542
c142caf0
AV		 4543 if (!base_vha->flags.init_done || ha->flags.mbox_busy)
4544 goto end_loop;
1da177e4 4545
85880801 4546 if (ha->flags.eeh_busy) {
7c3df132
SK		 4547 ql_dbg(ql_dbg_dpc, base_vha, 0x4003,
4548 "eeh_busy=%d.\n", ha->flags.eeh_busy);
c142caf0 4549 goto end_loop;
85880801
AV		 4550 }
4551
1da177e4
LT		 4552 ha->dpc_active = 1;
4553
5f28d2d7
SK		 4554 ql_dbg(ql_dbg_dpc + ql_dbg_verbose, base_vha, 0x4001,
4555 "DPC handler waking up, dpc_flags=0x%lx.\n",
4556 base_vha->dpc_flags);
1da177e4 4557
e315cd28 4558 qla2x00_do_work(base_vha);
0971de7f 4559
a9083016
GM		 4560 if (IS_QLA82XX(ha)) {
4561 if (test_and_clear_bit(ISP_UNRECOVERABLE,
4562 &base_vha->dpc_flags)) {
4563 qla82xx_idc_lock(ha);
4564 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
7d613ac6 4565 QLA8XXX_DEV_FAILED);
a9083016 4566 qla82xx_idc_unlock(ha);
7c3df132
SK		 4567 ql_log(ql_log_info, base_vha, 0x4004,
4568 "HW State: FAILED.\n");
a9083016
GM		 4569 qla82xx_device_state_handler(base_vha);
4570 continue;
4571 }
4572
4573 if (test_and_clear_bit(FCOE_CTX_RESET_NEEDED,
4574 &base_vha->dpc_flags)) {
4575
7c3df132
SK		 4576 ql_dbg(ql_dbg_dpc, base_vha, 0x4005,
4577 "FCoE context reset scheduled.\n");
a9083016
GM		 4578 if (!(test_and_set_bit(ABORT_ISP_ACTIVE,
4579 &base_vha->dpc_flags))) {
4580 if (qla82xx_fcoe_ctx_reset(base_vha)) {
4581 /* FCoE-ctx reset failed.
4582 * Escalate to chip-reset
4583 */
4584 set_bit(ISP_ABORT_NEEDED,
4585 &base_vha->dpc_flags);
4586 }
4587 clear_bit(ABORT_ISP_ACTIVE,
4588 &base_vha->dpc_flags);
4589 }
4590
7c3df132
SK		 4591 ql_dbg(ql_dbg_dpc, base_vha, 0x4006,
4592 "FCoE context reset end.\n");
a9083016
GM		 4593 }
4594 }
4595
e315cd28
AC		 4596 if (test_and_clear_bit(ISP_ABORT_NEEDED,
4597 &base_vha->dpc_flags)) {
1da177e4 4598
7c3df132
SK		 4599 ql_dbg(ql_dbg_dpc, base_vha, 0x4007,
4600 "ISP abort scheduled.\n");
1da177e4 4601 if (!(test_and_set_bit(ABORT_ISP_ACTIVE,
e315cd28 4602 &base_vha->dpc_flags))) {
1da177e4 4603
a9083016 4604 if (ha->isp_ops->abort_isp(base_vha)) {
1da177e4
LT		 4605 /* failed. retry later */
4606 set_bit(ISP_ABORT_NEEDED,
e315cd28 4607 &base_vha->dpc_flags);
99363ef8 4608 }
e315cd28
AC		 4609 clear_bit(ABORT_ISP_ACTIVE,
4610 &base_vha->dpc_flags);
99363ef8
SJ		 4611 }
4612
7c3df132
SK		 4613 ql_dbg(ql_dbg_dpc, base_vha, 0x4008,
4614 "ISP abort end.\n");
1da177e4
LT		 4615 }
4616
a394aac8
DJ		 4617 if (test_and_clear_bit(FCPORT_UPDATE_NEEDED,
4618 &base_vha->dpc_flags)) {
e315cd28 4619 qla2x00_update_fcports(base_vha);
c9c5ced9 4620 }
d97994dc 4621
2d70c103
NB		 4622 if (test_bit(SCR_PENDING, &base_vha->dpc_flags)) {
4623 int ret;
4624 ret = qla2x00_send_change_request(base_vha, 0x3, 0);
4625 if (ret != QLA_SUCCESS)
4626 ql_log(ql_log_warn, base_vha, 0x121,
4627 "Failed to enable receiving of RSCN "
4628 "requests: 0x%x.\n", ret);
4629 clear_bit(SCR_PENDING, &base_vha->dpc_flags);
4630 }
4631
579d12b5 4632 if (test_bit(ISP_QUIESCE_NEEDED, &base_vha->dpc_flags)) {
7c3df132
SK		 4633 ql_dbg(ql_dbg_dpc, base_vha, 0x4009,
4634 "Quiescence mode scheduled.\n");
8fcd6b8b
CD		 4635 if (IS_QLA82XX(ha)) {
4636 qla82xx_device_state_handler(base_vha);
4637 clear_bit(ISP_QUIESCE_NEEDED,
4638 &base_vha->dpc_flags);
4639 if (!ha->flags.quiesce_owner) {
4640 qla2x00_perform_loop_resync(base_vha);
4641
4642 qla82xx_idc_lock(ha);
4643 qla82xx_clear_qsnt_ready(base_vha);
4644 qla82xx_idc_unlock(ha);
4645 }
4646 } else {
4647 clear_bit(ISP_QUIESCE_NEEDED,
4648 &base_vha->dpc_flags);
4649 qla2x00_quiesce_io(base_vha);
579d12b5 4650 }
7c3df132
SK		 4651 ql_dbg(ql_dbg_dpc, base_vha, 0x400a,
4652 "Quiescence mode end.\n");
579d12b5
SK		 4653 }
4654
e315cd28
AC		 4655 if (test_and_clear_bit(RESET_MARKER_NEEDED,
4656 &base_vha->dpc_flags) &&
4657 (!(test_and_set_bit(RESET_ACTIVE, &base_vha->dpc_flags)))) {
1da177e4 4658
7c3df132
SK		 4659 ql_dbg(ql_dbg_dpc, base_vha, 0x400b,
4660 "Reset marker scheduled.\n");
e315cd28
AC		 4661 qla2x00_rst_aen(base_vha);
4662 clear_bit(RESET_ACTIVE, &base_vha->dpc_flags);
7c3df132
SK		 4663 ql_dbg(ql_dbg_dpc, base_vha, 0x400c,
4664 "Reset marker end.\n");
1da177e4
LT		 4665 }
4666
4667 /* Retry each device up to login retry count */
e315cd28
AC		 4668 if ((test_and_clear_bit(RELOGIN_NEEDED,
4669 &base_vha->dpc_flags)) &&
4670 !test_bit(LOOP_RESYNC_NEEDED, &base_vha->dpc_flags) &&
4671 atomic_read(&base_vha->loop_state) != LOOP_DOWN) {
1da177e4 4672
7c3df132
SK		 4673 ql_dbg(ql_dbg_dpc, base_vha, 0x400d,
4674 "Relogin scheduled.\n");
e315cd28 4675 qla2x00_relogin(base_vha);
7c3df132
SK		 4676 ql_dbg(ql_dbg_dpc, base_vha, 0x400e,
4677 "Relogin end.\n");
1da177e4
LT		 4678 }
4679
e315cd28
AC		 4680 if (test_and_clear_bit(LOOP_RESYNC_NEEDED,
4681 &base_vha->dpc_flags)) {
1da177e4 4682
7c3df132
SK		 4683 ql_dbg(ql_dbg_dpc, base_vha, 0x400f,
4684 "Loop resync scheduled.\n");
1da177e4
LT		 4685
4686 if (!(test_and_set_bit(LOOP_RESYNC_ACTIVE,
e315cd28 4687 &base_vha->dpc_flags))) {
1da177e4 4688
e315cd28 4689 rval = qla2x00_loop_resync(base_vha);
1da177e4 4690
e315cd28
AC		 4691 clear_bit(LOOP_RESYNC_ACTIVE,
4692 &base_vha->dpc_flags);
1da177e4
LT		 4693 }
4694
7c3df132
SK		 4695 ql_dbg(ql_dbg_dpc, base_vha, 0x4010,
4696 "Loop resync end.\n");
1da177e4
LT		 4697 }
4698
e315cd28
AC		 4699 if (test_bit(NPIV_CONFIG_NEEDED, &base_vha->dpc_flags) &&
4700 atomic_read(&base_vha->loop_state) == LOOP_READY) {
4701 clear_bit(NPIV_CONFIG_NEEDED, &base_vha->dpc_flags);
4702 qla2xxx_flash_npiv_conf(base_vha);
272976ca
AV		 4703 }
4704
3c290d0b
CD		 4705 if (test_and_clear_bit(HOST_RAMP_DOWN_QUEUE_DEPTH,
4706 &base_vha->dpc_flags)) {
4707 /* Prevents simultaneous ramp up and down */
4708 clear_bit(HOST_RAMP_UP_QUEUE_DEPTH,
4709 &base_vha->dpc_flags);
4710 qla2x00_host_ramp_down_queuedepth(base_vha);
4711 }
4712
4713 if (test_and_clear_bit(HOST_RAMP_UP_QUEUE_DEPTH,
4714 &base_vha->dpc_flags))
4715 qla2x00_host_ramp_up_queuedepth(base_vha);
4716
1da177e4 4717 if (!ha->interrupts_on)
fd34f556 4718 ha->isp_ops->enable_intrs(ha);
1da177e4 4719
e315cd28
AC		 4720 if (test_and_clear_bit(BEACON_BLINK_NEEDED,
4721 &base_vha->dpc_flags))
4722 ha->isp_ops->beacon_blink(base_vha);
f6df144c 4723
e315cd28 4724 qla2x00_do_dpc_all_vps(base_vha);
2c3dfe3f 4725
1da177e4 4726 ha->dpc_active = 0;
c142caf0 4727end_loop:
563585ec 4728 set_current_state(TASK_INTERRUPTIBLE);
1da177e4 4729 } /* End of while(1) */
563585ec 4730 __set_current_state(TASK_RUNNING);
1da177e4 4731
7c3df132
SK		 4732 ql_dbg(ql_dbg_dpc, base_vha, 0x4011,
4733 "DPC handler exiting.\n");
1da177e4
LT		 4734
4735 /*
4736 * Make sure that nobody tries to wake us up again.
4737 */
1da177e4
LT		 4738 ha->dpc_active = 0;
4739
ac280b67
AV		 4740 /* Cleanup any residual CTX SRBs. */
4741 qla2x00_abort_all_cmds(base_vha, DID_NO_CONNECT << 16);
4742
39a11240
CH		 4743 return 0;
4744}
4745
4746void
e315cd28 4747qla2xxx_wake_dpc(struct scsi_qla_host *vha)
39a11240 4748{
e315cd28 4749 struct qla_hw_data *ha = vha->hw;
c795c1e4
AV		 4750 struct task_struct *t = ha->dpc_thread;
4751
e315cd28 4752 if (!test_bit(UNLOADING, &vha->dpc_flags) && t)
c795c1e4 4753 wake_up_process(t);
1da177e4
LT		 4754}
4755
1da177e4
LT		 4756/*
4757* qla2x00_rst_aen
4758* Processes asynchronous reset.
4759*
4760* Input:
4761* ha = adapter block pointer.
4762*/
4763static void
e315cd28 4764qla2x00_rst_aen(scsi_qla_host_t *vha)
1da177e4 4765{
e315cd28
AC		 4766 if (vha->flags.online && !vha->flags.reset_active &&
4767 !atomic_read(&vha->loop_down_timer) &&
4768 !(test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags))) {
1da177e4 4769 do {
e315cd28 4770 clear_bit(RESET_MARKER_NEEDED, &vha->dpc_flags);
1da177e4
LT		 4771
4772 /*
4773 * Issue marker command only when we are going to start
4774 * the I/O.
4775 */
e315cd28
AC		 4776 vha->marker_needed = 1;
4777 } while (!atomic_read(&vha->loop_down_timer) &&
4778 (test_bit(RESET_MARKER_NEEDED, &vha->dpc_flags)));
1da177e4
LT		 4779 }
4780}
4781
1da177e4
LT		 4782/**************************************************************************
4783* qla2x00_timer
4784*
4785* Description:
4786* One second timer
4787*
4788* Context: Interrupt
4789***************************************************************************/
2c3dfe3f 4790void
e315cd28 4791qla2x00_timer(scsi_qla_host_t *vha)
1da177e4 4792{
1da177e4 4793 unsigned long cpu_flags = 0;
1da177e4
LT		 4794 int start_dpc = 0;
4795 int index;
4796 srb_t *sp;
85880801 4797 uint16_t w;
e315cd28 4798 struct qla_hw_data *ha = vha->hw;
73208dfd 4799 struct req_que *req;
85880801 4800
a5b36321 4801 if (ha->flags.eeh_busy) {
7c3df132
SK		 4802 ql_dbg(ql_dbg_timer, vha, 0x6000,
4803 "EEH = %d, restarting timer.\n",
4804 ha->flags.eeh_busy);
a5b36321
LC		 4805 qla2x00_restart_timer(vha, WATCH_INTERVAL);
4806 return;
4807 }
4808
85880801
AV		 4809 /* Hardware read to raise pending EEH errors during mailbox waits. */
4810 if (!pci_channel_offline(ha->pdev))
4811 pci_read_config_word(ha->pdev, PCI_VENDOR_ID, &w);
1da177e4 4812
cefcaba6
SK		 4813 /* Make sure qla82xx_watchdog is run only for physical port */
4814 if (!vha->vp_idx && IS_QLA82XX(ha)) {
579d12b5
SK		 4815 if (test_bit(ISP_QUIESCE_NEEDED, &vha->dpc_flags))
4816 start_dpc++;
4817 qla82xx_watchdog(vha);
4818 }
4819
1da177e4 4820 /* Loop down handler. */
e315cd28 4821 if (atomic_read(&vha->loop_down_timer) > 0 &&
8f7daead
GM		 4822 !(test_bit(ABORT_ISP_ACTIVE, &vha->dpc_flags)) &&
4823 !(test_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags))
e315cd28 4824 && vha->flags.online) {
1da177e4 4825
e315cd28
AC		 4826 if (atomic_read(&vha->loop_down_timer) ==
4827 vha->loop_down_abort_time) {
1da177e4 4828
7c3df132
SK		 4829 ql_log(ql_log_info, vha, 0x6008,
4830 "Loop down - aborting the queues before time expires.\n");
1da177e4 4831
e315cd28
AC		 4832 if (!IS_QLA2100(ha) && vha->link_down_timeout)
4833 atomic_set(&vha->loop_state, LOOP_DEAD);
1da177e4 4834
f08b7251
AV		 4835 /*
4836 * Schedule an ISP abort to return any FCP2-device
4837 * commands.
4838 */
2c3dfe3f 4839 /* NPIV - scan physical port only */
e315cd28 4840 if (!vha->vp_idx) {
2c3dfe3f
SJ		 4841 spin_lock_irqsave(&ha->hardware_lock,
4842 cpu_flags);
73208dfd 4843 req = ha->req_q_map[0];
2c3dfe3f 4844 for (index = 1;
8d93f550 4845 index < req->num_outstanding_cmds;
2c3dfe3f
SJ		 4846 index++) {
4847 fc_port_t *sfcp;
4848
e315cd28 4849 sp = req->outstanding_cmds[index];
2c3dfe3f
SJ		 4850 if (!sp)
4851 continue;
9ba56b95 4852 if (sp->type != SRB_SCSI_CMD)
cf53b069 4853 continue;
2c3dfe3f 4854 sfcp = sp->fcport;
f08b7251 4855 if (!(sfcp->flags & FCF_FCP2_DEVICE))
2c3dfe3f 4856 continue;
bdf79621 4857
8f7daead
GM		 4858 if (IS_QLA82XX(ha))
4859 set_bit(FCOE_CTX_RESET_NEEDED,
4860 &vha->dpc_flags);
4861 else
4862 set_bit(ISP_ABORT_NEEDED,
e315cd28 4863 &vha->dpc_flags);
2c3dfe3f
SJ		 4864 break;
4865 }
4866 spin_unlock_irqrestore(&ha->hardware_lock,
e315cd28 4867 cpu_flags);
1da177e4 4868 }
1da177e4
LT		 4869 start_dpc++;
4870 }
4871
4872 /* if the loop has been down for 4 minutes, reinit adapter */
e315cd28 4873 if (atomic_dec_and_test(&vha->loop_down_timer) != 0) {
0d6e61bc 4874 if (!(vha->device_flags & DFLG_NO_CABLE)) {
7c3df132 4875 ql_log(ql_log_warn, vha, 0x6009,
1da177e4
LT		 4876 "Loop down - aborting ISP.\n");
4877
8f7daead
GM		 4878 if (IS_QLA82XX(ha))
4879 set_bit(FCOE_CTX_RESET_NEEDED,
4880 &vha->dpc_flags);
4881 else
4882 set_bit(ISP_ABORT_NEEDED,
4883 &vha->dpc_flags);
1da177e4
LT		 4884 }
4885 }
7c3df132
SK		 4886 ql_dbg(ql_dbg_timer, vha, 0x600a,
4887 "Loop down - seconds remaining %d.\n",
4888 atomic_read(&vha->loop_down_timer));
1da177e4
LT		 4889 }
4890
cefcaba6
SK		 4891 /* Check if beacon LED needs to be blinked for physical host only */
4892 if (!vha->vp_idx && (ha->beacon_blink_led == 1)) {
999916dc
SK		 4893 /* There is no beacon_blink function for ISP82xx */
4894 if (!IS_QLA82XX(ha)) {
4895 set_bit(BEACON_BLINK_NEEDED, &vha->dpc_flags);
4896 start_dpc++;
4897 }
f6df144c 4898 }
4899
550bf57d 4900 /* Process any deferred work. */
e315cd28 4901 if (!list_empty(&vha->work_list))
550bf57d
AV		 4902 start_dpc++;
4903
1da177e4 4904 /* Schedule the DPC routine if needed */
e315cd28
AC		 4905 if ((test_bit(ISP_ABORT_NEEDED, &vha->dpc_flags) ||
4906 test_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags) ||
4907 test_bit(FCPORT_UPDATE_NEEDED, &vha->dpc_flags) ||
1da177e4 4908 start_dpc ||
e315cd28
AC		 4909 test_bit(RESET_MARKER_NEEDED, &vha->dpc_flags) ||
4910 test_bit(BEACON_BLINK_NEEDED, &vha->dpc_flags) ||
a9083016
GM		 4911 test_bit(ISP_UNRECOVERABLE, &vha->dpc_flags) ||
4912 test_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags) ||
e315cd28 4913 test_bit(VP_DPC_NEEDED, &vha->dpc_flags) ||
3c290d0b
CD		 4914 test_bit(RELOGIN_NEEDED, &vha->dpc_flags) ||
4915 test_bit(HOST_RAMP_DOWN_QUEUE_DEPTH, &vha->dpc_flags) ||
4916 test_bit(HOST_RAMP_UP_QUEUE_DEPTH, &vha->dpc_flags))) {
7c3df132
SK		 4917 ql_dbg(ql_dbg_timer, vha, 0x600b,
4918 "isp_abort_needed=%d loop_resync_needed=%d "
4919 "fcport_update_needed=%d start_dpc=%d "
4920 "reset_marker_needed=%d",
4921 test_bit(ISP_ABORT_NEEDED, &vha->dpc_flags),
4922 test_bit(LOOP_RESYNC_NEEDED, &vha->dpc_flags),
4923 test_bit(FCPORT_UPDATE_NEEDED, &vha->dpc_flags),
4924 start_dpc,
4925 test_bit(RESET_MARKER_NEEDED, &vha->dpc_flags));
4926 ql_dbg(ql_dbg_timer, vha, 0x600c,
4927 "beacon_blink_needed=%d isp_unrecoverable=%d "
4928 "fcoe_ctx_reset_needed=%d vp_dpc_needed=%d "
3c290d0b
CD		 4929 "relogin_needed=%d, host_ramp_down_needed=%d "
4930 "host_ramp_up_needed=%d.\n",
7c3df132
SK		 4931 test_bit(BEACON_BLINK_NEEDED, &vha->dpc_flags),
4932 test_bit(ISP_UNRECOVERABLE, &vha->dpc_flags),
4933 test_bit(FCOE_CTX_RESET_NEEDED, &vha->dpc_flags),
4934 test_bit(VP_DPC_NEEDED, &vha->dpc_flags),
3c290d0b
CD		 4935 test_bit(RELOGIN_NEEDED, &vha->dpc_flags),
4936 test_bit(HOST_RAMP_UP_QUEUE_DEPTH, &vha->dpc_flags),
4937 test_bit(HOST_RAMP_DOWN_QUEUE_DEPTH, &vha->dpc_flags));
e315cd28 4938 qla2xxx_wake_dpc(vha);
7c3df132 4939 }
1da177e4 4940
e315cd28 4941 qla2x00_restart_timer(vha, WATCH_INTERVAL);
1da177e4
LT		 4942}
4943
5433383e
AV		 4944/* Firmware interface routines. */
4945
6246b8a1 4946#define FW_BLOBS 10
5433383e
AV		 4947#define FW_ISP21XX 0
4948#define FW_ISP22XX 1
4949#define FW_ISP2300 2
4950#define FW_ISP2322 3
48c02fde 4951#define FW_ISP24XX 4
c3a2f0df 4952#define FW_ISP25XX 5
3a03eb79 4953#define FW_ISP81XX 6
a9083016 4954#define FW_ISP82XX 7
6246b8a1
GM		 4955#define FW_ISP2031 8
4956#define FW_ISP8031 9
5433383e 4957
bb8ee499
AV		 4958#define FW_FILE_ISP21XX "ql2100_fw.bin"
4959#define FW_FILE_ISP22XX "ql2200_fw.bin"
4960#define FW_FILE_ISP2300 "ql2300_fw.bin"
4961#define FW_FILE_ISP2322 "ql2322_fw.bin"
4962#define FW_FILE_ISP24XX "ql2400_fw.bin"
c3a2f0df 4963#define FW_FILE_ISP25XX "ql2500_fw.bin"
3a03eb79 4964#define FW_FILE_ISP81XX "ql8100_fw.bin"
a9083016 4965#define FW_FILE_ISP82XX "ql8200_fw.bin"
6246b8a1
GM		 4966#define FW_FILE_ISP2031 "ql2600_fw.bin"
4967#define FW_FILE_ISP8031 "ql8300_fw.bin"
bb8ee499 4968
e1e82b6f 4969static DEFINE_MUTEX(qla_fw_lock);
5433383e
AV		 4970
4971static struct fw_blob qla_fw_blobs[FW_BLOBS] = {
bb8ee499
AV		 4972 { .name = FW_FILE_ISP21XX, .segs = { 0x1000, 0 }, },
4973 { .name = FW_FILE_ISP22XX, .segs = { 0x1000, 0 }, },
4974 { .name = FW_FILE_ISP2300, .segs = { 0x800, 0 }, },
4975 { .name = FW_FILE_ISP2322, .segs = { 0x800, 0x1c000, 0x1e000, 0 }, },
4976 { .name = FW_FILE_ISP24XX, },
c3a2f0df 4977 { .name = FW_FILE_ISP25XX, },
3a03eb79 4978 { .name = FW_FILE_ISP81XX, },
a9083016 4979 { .name = FW_FILE_ISP82XX, },
6246b8a1
GM		 4980 { .name = FW_FILE_ISP2031, },
4981 { .name = FW_FILE_ISP8031, },
5433383e
AV		 4982};
4983
4984struct fw_blob *
e315cd28 4985qla2x00_request_firmware(scsi_qla_host_t *vha)
5433383e 4986{
e315cd28 4987 struct qla_hw_data *ha = vha->hw;
5433383e
AV		 4988 struct fw_blob *blob;
4989
5433383e
AV		 4990 if (IS_QLA2100(ha)) {
4991 blob = &qla_fw_blobs[FW_ISP21XX];
4992 } else if (IS_QLA2200(ha)) {
4993 blob = &qla_fw_blobs[FW_ISP22XX];
48c02fde 4994 } else if (IS_QLA2300(ha) || IS_QLA2312(ha) || IS_QLA6312(ha)) {
5433383e 4995 blob = &qla_fw_blobs[FW_ISP2300];
48c02fde 4996 } else if (IS_QLA2322(ha) || IS_QLA6322(ha)) {
5433383e 4997 blob = &qla_fw_blobs[FW_ISP2322];
4d4df193 4998 } else if (IS_QLA24XX_TYPE(ha)) {
5433383e 4999 blob = &qla_fw_blobs[FW_ISP24XX];
c3a2f0df
AV		 5000 } else if (IS_QLA25XX(ha)) {
5001 blob = &qla_fw_blobs[FW_ISP25XX];
3a03eb79
AV		 5002 } else if (IS_QLA81XX(ha)) {
5003 blob = &qla_fw_blobs[FW_ISP81XX];
a9083016
GM		 5004 } else if (IS_QLA82XX(ha)) {
5005 blob = &qla_fw_blobs[FW_ISP82XX];
6246b8a1
GM		 5006 } else if (IS_QLA2031(ha)) {
5007 blob = &qla_fw_blobs[FW_ISP2031];
5008 } else if (IS_QLA8031(ha)) {
5009 blob = &qla_fw_blobs[FW_ISP8031];
8a655229
DC		 5010 } else {
5011 return NULL;
5433383e
AV		 5012 }
5013
e1e82b6f 5014 mutex_lock(&qla_fw_lock);
5433383e
AV		 5015 if (blob->fw)
5016 goto out;
5017
5018 if (request_firmware(&blob->fw, blob->name, &ha->pdev->dev)) {
7c3df132
SK		 5019 ql_log(ql_log_warn, vha, 0x0063,
5020 "Failed to load firmware image (%s).\n", blob->name);
5433383e
AV		 5021 blob->fw = NULL;
5022 blob = NULL;
5023 goto out;
5024 }
5025
5026out:
e1e82b6f 5027 mutex_unlock(&qla_fw_lock);
5433383e
AV		 5028 return blob;
5029}
5030
5031static void
5032qla2x00_release_firmware(void)
5033{
5034 int idx;
5035
e1e82b6f 5036 mutex_lock(&qla_fw_lock);
5433383e 5037 for (idx = 0; idx < FW_BLOBS; idx++)
cf92549f 5038 release_firmware(qla_fw_blobs[idx].fw);
e1e82b6f 5039 mutex_unlock(&qla_fw_lock);
5433383e
AV		 5040}
5041
14e660e6
SJ		 5042static pci_ers_result_t
5043qla2xxx_pci_error_detected(struct pci_dev *pdev, pci_channel_state_t state)
5044{
85880801
AV		 5045 scsi_qla_host_t *vha = pci_get_drvdata(pdev);
5046 struct qla_hw_data *ha = vha->hw;
5047
7c3df132
SK		 5048 ql_dbg(ql_dbg_aer, vha, 0x9000,
5049 "PCI error detected, state %x.\n", state);
b9b12f73 5050
14e660e6
SJ		 5051 switch (state) {
5052 case pci_channel_io_normal:
85880801 5053 ha->flags.eeh_busy = 0;
14e660e6
SJ		 5054 return PCI_ERS_RESULT_CAN_RECOVER;
5055 case pci_channel_io_frozen:
85880801 5056 ha->flags.eeh_busy = 1;
a5b36321
LC		 5057 /* For ISP82XX complete any pending mailbox cmd */
5058 if (IS_QLA82XX(ha)) {
7190575f 5059 ha->flags.isp82xx_fw_hung = 1;
c8f6544e
CD		 5060 ql_dbg(ql_dbg_aer, vha, 0x9001, "Pci channel io frozen\n");
5061 qla82xx_clear_pending_mbx(vha);
a5b36321 5062 }
90a86fc0 5063 qla2x00_free_irqs(vha);
14e660e6 5064 pci_disable_device(pdev);
bddd2d65
LC		 5065 /* Return back all IOs */
5066 qla2x00_abort_all_cmds(vha, DID_RESET << 16);
14e660e6
SJ		 5067 return PCI_ERS_RESULT_NEED_RESET;
5068 case pci_channel_io_perm_failure:
85880801
AV		 5069 ha->flags.pci_channel_io_perm_failure = 1;
5070 qla2x00_abort_all_cmds(vha, DID_NO_CONNECT << 16);
14e660e6
SJ		 5071 return PCI_ERS_RESULT_DISCONNECT;
5072 }
5073 return PCI_ERS_RESULT_NEED_RESET;
5074}
5075
5076static pci_ers_result_t
5077qla2xxx_pci_mmio_enabled(struct pci_dev *pdev)
5078{
5079 int risc_paused = 0;
5080 uint32_t stat;
5081 unsigned long flags;
e315cd28
AC		 5082 scsi_qla_host_t *base_vha = pci_get_drvdata(pdev);
5083 struct qla_hw_data *ha = base_vha->hw;
14e660e6
SJ		 5084 struct device_reg_2xxx __iomem *reg = &ha->iobase->isp;
5085 struct device_reg_24xx __iomem *reg24 = &ha->iobase->isp24;
5086
bcc5b6d3
SK		 5087 if (IS_QLA82XX(ha))
5088 return PCI_ERS_RESULT_RECOVERED;
5089
14e660e6
SJ		 5090 spin_lock_irqsave(&ha->hardware_lock, flags);
5091 if (IS_QLA2100(ha) || IS_QLA2200(ha)){
5092 stat = RD_REG_DWORD(&reg->hccr);
5093 if (stat & HCCR_RISC_PAUSE)
5094 risc_paused = 1;
5095 } else if (IS_QLA23XX(ha)) {
5096 stat = RD_REG_DWORD(&reg->u.isp2300.host_status);
5097 if (stat & HSR_RISC_PAUSED)
5098 risc_paused = 1;
5099 } else if (IS_FWI2_CAPABLE(ha)) {
5100 stat = RD_REG_DWORD(&reg24->host_status);
5101 if (stat & HSRX_RISC_PAUSED)
5102 risc_paused = 1;
5103 }
5104 spin_unlock_irqrestore(&ha->hardware_lock, flags);
5105
5106 if (risc_paused) {
7c3df132
SK		 5107 ql_log(ql_log_info, base_vha, 0x9003,
5108 "RISC paused -- mmio_enabled, Dumping firmware.\n");
e315cd28 5109 ha->isp_ops->fw_dump(base_vha, 0);
14e660e6
SJ		 5110
5111 return PCI_ERS_RESULT_NEED_RESET;
5112 } else
5113 return PCI_ERS_RESULT_RECOVERED;
5114}
5115
fa492630
SK		 5116static uint32_t
5117qla82xx_error_recovery(scsi_qla_host_t *base_vha)
a5b36321
LC		 5118{
5119 uint32_t rval = QLA_FUNCTION_FAILED;
5120 uint32_t drv_active = 0;
5121 struct qla_hw_data *ha = base_vha->hw;
5122 int fn;
5123 struct pci_dev *other_pdev = NULL;
5124
7c3df132
SK		 5125 ql_dbg(ql_dbg_aer, base_vha, 0x9006,
5126 "Entered %s.\n", __func__);
a5b36321
LC		 5127
5128 set_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
5129
5130 if (base_vha->flags.online) {
5131 /* Abort all outstanding commands,
5132 * so as to be requeued later */
5133 qla2x00_abort_isp_cleanup(base_vha);
5134 }
5135
5136
5137 fn = PCI_FUNC(ha->pdev->devfn);
5138 while (fn > 0) {
5139 fn--;
7c3df132
SK		 5140 ql_dbg(ql_dbg_aer, base_vha, 0x9007,
5141 "Finding pci device at function = 0x%x.\n", fn);
a5b36321
LC		 5142 other_pdev =
5143 pci_get_domain_bus_and_slot(pci_domain_nr(ha->pdev->bus),
5144 ha->pdev->bus->number, PCI_DEVFN(PCI_SLOT(ha->pdev->devfn),
5145 fn));
5146
5147 if (!other_pdev)
5148 continue;
5149 if (atomic_read(&other_pdev->enable_cnt)) {
7c3df132
SK		 5150 ql_dbg(ql_dbg_aer, base_vha, 0x9008,
5151 "Found PCI func available and enable at 0x%x.\n",
5152 fn);
a5b36321
LC		 5153 pci_dev_put(other_pdev);
5154 break;
5155 }
5156 pci_dev_put(other_pdev);
5157 }
5158
5159 if (!fn) {
5160 /* Reset owner */
7c3df132
SK		 5161 ql_dbg(ql_dbg_aer, base_vha, 0x9009,
5162 "This devfn is reset owner = 0x%x.\n",
5163 ha->pdev->devfn);
a5b36321
LC		 5164 qla82xx_idc_lock(ha);
5165
5166 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
7d613ac6 5167 QLA8XXX_DEV_INITIALIZING);
a5b36321
LC		 5168
5169 qla82xx_wr_32(ha, QLA82XX_CRB_DRV_IDC_VERSION,
5170 QLA82XX_IDC_VERSION);
5171
5172 drv_active = qla82xx_rd_32(ha, QLA82XX_CRB_DRV_ACTIVE);
7c3df132
SK		 5173 ql_dbg(ql_dbg_aer, base_vha, 0x900a,
5174 "drv_active = 0x%x.\n", drv_active);
a5b36321
LC		 5175
5176 qla82xx_idc_unlock(ha);
5177 /* Reset if device is not already reset
5178 * drv_active would be 0 if a reset has already been done
5179 */
5180 if (drv_active)
5181 rval = qla82xx_start_firmware(base_vha);
5182 else
5183 rval = QLA_SUCCESS;
5184 qla82xx_idc_lock(ha);
5185
5186 if (rval != QLA_SUCCESS) {
7c3df132
SK		 5187 ql_log(ql_log_info, base_vha, 0x900b,
5188 "HW State: FAILED.\n");
a5b36321
LC		 5189 qla82xx_clear_drv_active(ha);
5190 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
7d613ac6 5191 QLA8XXX_DEV_FAILED);
a5b36321 5192 } else {
7c3df132
SK		 5193 ql_log(ql_log_info, base_vha, 0x900c,
5194 "HW State: READY.\n");
a5b36321 5195 qla82xx_wr_32(ha, QLA82XX_CRB_DEV_STATE,
7d613ac6 5196 QLA8XXX_DEV_READY);
a5b36321 5197 qla82xx_idc_unlock(ha);
7190575f 5198 ha->flags.isp82xx_fw_hung = 0;
a5b36321
LC		 5199 rval = qla82xx_restart_isp(base_vha);
5200 qla82xx_idc_lock(ha);
5201 /* Clear driver state register */
5202 qla82xx_wr_32(ha, QLA82XX_CRB_DRV_STATE, 0);
5203 qla82xx_set_drv_active(base_vha);
5204 }
5205 qla82xx_idc_unlock(ha);
5206 } else {
7c3df132
SK		 5207 ql_dbg(ql_dbg_aer, base_vha, 0x900d,
5208 "This devfn is not reset owner = 0x%x.\n",
5209 ha->pdev->devfn);
a5b36321 5210 if ((qla82xx_rd_32(ha, QLA82XX_CRB_DEV_STATE) ==
7d613ac6 5211 QLA8XXX_DEV_READY)) {
7190575f 5212 ha->flags.isp82xx_fw_hung = 0;
a5b36321
LC		 5213 rval = qla82xx_restart_isp(base_vha);
5214 qla82xx_idc_lock(ha);
5215 qla82xx_set_drv_active(base_vha);
5216 qla82xx_idc_unlock(ha);
5217 }
5218 }
5219 clear_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
5220
5221 return rval;
5222}
5223
14e660e6
SJ		 5224static pci_ers_result_t
5225qla2xxx_pci_slot_reset(struct pci_dev *pdev)
5226{
5227 pci_ers_result_t ret = PCI_ERS_RESULT_DISCONNECT;
e315cd28
AC		 5228 scsi_qla_host_t *base_vha = pci_get_drvdata(pdev);
5229 struct qla_hw_data *ha = base_vha->hw;
90a86fc0
JC		 5230 struct rsp_que *rsp;
5231 int rc, retries = 10;
09483916 5232
7c3df132
SK		 5233 ql_dbg(ql_dbg_aer, base_vha, 0x9004,
5234 "Slot Reset.\n");
85880801 5235
90a86fc0
JC		 5236 /* Workaround: qla2xxx driver which access hardware earlier
5237 * needs error state to be pci_channel_io_online.
5238 * Otherwise mailbox command timesout.
5239 */
5240 pdev->error_state = pci_channel_io_normal;
5241
5242 pci_restore_state(pdev);
5243
8c1496bd
RL		 5244 /* pci_restore_state() clears the saved_state flag of the device
5245 * save restored state which resets saved_state flag
5246 */
5247 pci_save_state(pdev);
5248
09483916
BH		 5249 if (ha->mem_only)
5250 rc = pci_enable_device_mem(pdev);
5251 else
5252 rc = pci_enable_device(pdev);
14e660e6 5253
09483916 5254 if (rc) {
7c3df132 5255 ql_log(ql_log_warn, base_vha, 0x9005,
14e660e6 5256 "Can't re-enable PCI device after reset.\n");
a5b36321 5257 goto exit_slot_reset;
14e660e6 5258 }
14e660e6 5259
90a86fc0
JC		 5260 rsp = ha->rsp_q_map[0];
5261 if (qla2x00_request_irqs(ha, rsp))
a5b36321 5262 goto exit_slot_reset;
90a86fc0 5263
e315cd28 5264 if (ha->isp_ops->pci_config(base_vha))
a5b36321
LC		 5265 goto exit_slot_reset;
5266
5267 if (IS_QLA82XX(ha)) {
5268 if (qla82xx_error_recovery(base_vha) == QLA_SUCCESS) {
5269 ret = PCI_ERS_RESULT_RECOVERED;
5270 goto exit_slot_reset;
5271 } else
5272 goto exit_slot_reset;
5273 }
14e660e6 5274
90a86fc0
JC		 5275 while (ha->flags.mbox_busy && retries--)
5276 msleep(1000);
85880801 5277
e315cd28 5278 set_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
a9083016 5279 if (ha->isp_ops->abort_isp(base_vha) == QLA_SUCCESS)
14e660e6 5280 ret = PCI_ERS_RESULT_RECOVERED;
e315cd28 5281 clear_bit(ABORT_ISP_ACTIVE, &base_vha->dpc_flags);
14e660e6 5282
90a86fc0 5283
a5b36321 5284exit_slot_reset:
7c3df132
SK		 5285 ql_dbg(ql_dbg_aer, base_vha, 0x900e,
5286 "slot_reset return %x.\n", ret);
85880801 5287
14e660e6
SJ		 5288 return ret;
5289}
5290
5291static void
5292qla2xxx_pci_resume(struct pci_dev *pdev)
5293{
e315cd28
AC		 5294 scsi_qla_host_t *base_vha = pci_get_drvdata(pdev);
5295 struct qla_hw_data *ha = base_vha->hw;
14e660e6
SJ		 5296 int ret;
5297
7c3df132
SK		 5298 ql_dbg(ql_dbg_aer, base_vha, 0x900f,
5299 "pci_resume.\n");
85880801 5300
e315cd28 5301 ret = qla2x00_wait_for_hba_online(base_vha);
14e660e6 5302 if (ret != QLA_SUCCESS) {
7c3df132
SK		 5303 ql_log(ql_log_fatal, base_vha, 0x9002,
5304 "The device failed to resume I/O from slot/link_reset.\n");
14e660e6 5305 }
85880801 5306
3e46f031
LC		 5307 pci_cleanup_aer_uncorrect_error_status(pdev);
5308
85880801 5309 ha->flags.eeh_busy = 0;
14e660e6
SJ		 5310}
5311
a55b2d21 5312static const struct pci_error_handlers qla2xxx_err_handler = {
14e660e6
SJ		 5313 .error_detected = qla2xxx_pci_error_detected,
5314 .mmio_enabled = qla2xxx_pci_mmio_enabled,
5315 .slot_reset = qla2xxx_pci_slot_reset,
5316 .resume = qla2xxx_pci_resume,
5317};
5318
5433383e 5319static struct pci_device_id qla2xxx_pci_tbl[] = {
47f5e069
AV		 5320 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP2100) },
5321 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP2200) },
5322 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP2300) },
5323 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP2312) },
5324 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP2322) },
5325 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP6312) },
5326 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP6322) },
5327 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP2422) },
5328 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP2432) },
4d4df193 5329 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP8432) },
47f5e069
AV		 5330 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP5422) },
5331 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP5432) },
c3a2f0df 5332 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP2532) },
6246b8a1 5333 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP2031) },
3a03eb79 5334 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP8001) },
a9083016 5335 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP8021) },
650f528f 5336 { PCI_DEVICE(PCI_VENDOR_ID_QLOGIC, PCI_DEVICE_ID_QLOGIC_ISP8031) },
5433383e
AV		 5337 { 0 },
5338};
5339MODULE_DEVICE_TABLE(pci, qla2xxx_pci_tbl);
5340
fca29703 5341static struct pci_driver qla2xxx_pci_driver = {
cb63067a 5342 .name = QLA2XXX_DRIVER_NAME,
0a21ef1e
JB		 5343 .driver = {
5344 .owner = THIS_MODULE,
5345 },
fca29703 5346 .id_table = qla2xxx_pci_tbl,
7ee61397 5347 .probe = qla2x00_probe_one,
4c993f76 5348 .remove = qla2x00_remove_one,
e30d1756 5349 .shutdown = qla2x00_shutdown,
14e660e6 5350 .err_handler = &qla2xxx_err_handler,
fca29703
AV		 5351};
5352
6a03b4cd
HZ		 5353static struct file_operations apidev_fops = {
5354 .owner = THIS_MODULE,
6038f373 5355 .llseek = noop_llseek,
6a03b4cd
HZ		 5356};
5357
1da177e4
LT		 5358/**
5359 * qla2x00_module_init - Module initialization.
5360 **/
5361static int __init
5362qla2x00_module_init(void)
5363{
fca29703
AV		 5364 int ret = 0;
5365
1da177e4 5366 /* Allocate cache for SRBs. */
354d6b21 5367 srb_cachep = kmem_cache_create("qla2xxx_srbs", sizeof(srb_t), 0,
20c2df83 5368 SLAB_HWCACHE_ALIGN, NULL);
1da177e4 5369 if (srb_cachep == NULL) {
7c3df132
SK		 5370 ql_log(ql_log_fatal, NULL, 0x0001,
5371 "Unable to allocate SRB cache...Failing load!.\n");
1da177e4
LT		 5372 return -ENOMEM;
5373 }
5374
2d70c103
NB		 5375 /* Initialize target kmem_cache and mem_pools */
5376 ret = qlt_init();
5377 if (ret < 0) {
5378 kmem_cache_destroy(srb_cachep);
5379 return ret;
5380 } else if (ret > 0) {
5381 /*
5382 * If initiator mode is explictly disabled by qlt_init(),
5383 * prevent scsi_transport_fc.c:fc_scsi_scan_rport() from
5384 * performing scsi_scan_target() during LOOP UP event.
5385 */
5386 qla2xxx_transport_functions.disable_target_scan = 1;
5387 qla2xxx_transport_vport_functions.disable_target_scan = 1;
5388 }
5389
1da177e4
LT		 5390 /* Derive version string. */
5391 strcpy(qla2x00_version_str, QLA2XXX_VERSION);
11010fec 5392 if (ql2xextended_error_logging)
0181944f
AV		 5393 strcat(qla2x00_version_str, "-debug");
5394
1c97a12a
AV		 5395 qla2xxx_transport_template =
5396 fc_attach_transport(&qla2xxx_transport_functions);
2c3dfe3f
SJ		 5397 if (!qla2xxx_transport_template) {
5398 kmem_cache_destroy(srb_cachep);
7c3df132
SK		 5399 ql_log(ql_log_fatal, NULL, 0x0002,
5400 "fc_attach_transport failed...Failing load!.\n");
2d70c103 5401 qlt_exit();
1da177e4 5402 return -ENODEV;
2c3dfe3f 5403 }
6a03b4cd
HZ		 5404
5405 apidev_major = register_chrdev(0, QLA2XXX_APIDEV, &apidev_fops);
5406 if (apidev_major < 0) {
7c3df132
SK		 5407 ql_log(ql_log_fatal, NULL, 0x0003,
5408 "Unable to register char device %s.\n", QLA2XXX_APIDEV);
6a03b4cd
HZ		 5409 }
5410
2c3dfe3f
SJ		 5411 qla2xxx_transport_vport_template =
5412 fc_attach_transport(&qla2xxx_transport_vport_functions);
5413 if (!qla2xxx_transport_vport_template) {
5414 kmem_cache_destroy(srb_cachep);
2d70c103 5415 qlt_exit();
2c3dfe3f 5416 fc_release_transport(qla2xxx_transport_template);
7c3df132
SK		 5417 ql_log(ql_log_fatal, NULL, 0x0004,
5418 "fc_attach_transport vport failed...Failing load!.\n");
1da177e4 5419 return -ENODEV;
2c3dfe3f 5420 }
7c3df132
SK		 5421 ql_log(ql_log_info, NULL, 0x0005,
5422 "QLogic Fibre Channel HBA Driver: %s.\n",
fd9a29f0 5423 qla2x00_version_str);
7ee61397 5424 ret = pci_register_driver(&qla2xxx_pci_driver);
fca29703
AV		 5425 if (ret) {
5426 kmem_cache_destroy(srb_cachep);
2d70c103 5427 qlt_exit();
fca29703 5428 fc_release_transport(qla2xxx_transport_template);
2c3dfe3f 5429 fc_release_transport(qla2xxx_transport_vport_template);
7c3df132
SK		 5430 ql_log(ql_log_fatal, NULL, 0x0006,
5431 "pci_register_driver failed...ret=%d Failing load!.\n",
5432 ret);
fca29703
AV		 5433 }
5434 return ret;
1da177e4
LT		 5435}
5436
5437/**
5438 * qla2x00_module_exit - Module cleanup.
5439 **/
5440static void __exit
5441qla2x00_module_exit(void)
5442{
6a03b4cd 5443 unregister_chrdev(apidev_major, QLA2XXX_APIDEV);
7ee61397 5444 pci_unregister_driver(&qla2xxx_pci_driver);
5433383e 5445 qla2x00_release_firmware();
354d6b21 5446 kmem_cache_destroy(srb_cachep);
2d70c103 5447 qlt_exit();
a9083016
GM		 5448 if (ctx_cachep)
5449 kmem_cache_destroy(ctx_cachep);
1da177e4 5450 fc_release_transport(qla2xxx_transport_template);
2c3dfe3f 5451 fc_release_transport(qla2xxx_transport_vport_template);
1da177e4
LT		 5452}
5453
5454module_init(qla2x00_module_init);
5455module_exit(qla2x00_module_exit);
5456
5457MODULE_AUTHOR("QLogic Corporation");
5458MODULE_DESCRIPTION("QLogic Fibre Channel HBA Driver");
5459MODULE_LICENSE("GPL");
5460MODULE_VERSION(QLA2XXX_VERSION);
bb8ee499
AV		 5461MODULE_FIRMWARE(FW_FILE_ISP21XX);
5462MODULE_FIRMWARE(FW_FILE_ISP22XX);
5463MODULE_FIRMWARE(FW_FILE_ISP2300);
5464MODULE_FIRMWARE(FW_FILE_ISP2322);
5465MODULE_FIRMWARE(FW_FILE_ISP24XX);
61623fc3 5466MODULE_FIRMWARE(FW_FILE_ISP25XX);
Linux 6.x block layer and io_uring tree(s)