nvme: fix Kconfig description for BLK_DEV_NVME_SCSI
[linux-2.6-block.git] / drivers / pinctrl / core.c
CommitLineData
2744e8af
LW
1/*
2 * Core driver for the pin control subsystem
3 *
befe5bdf 4 * Copyright (C) 2011-2012 ST-Ericsson SA
2744e8af
LW
5 * Written on behalf of Linaro for ST-Ericsson
6 * Based on bits of regulator core, gpio core and clk core
7 *
8 * Author: Linus Walleij <linus.walleij@linaro.org>
9 *
b2b3e66e
SW
10 * Copyright (C) 2012 NVIDIA CORPORATION. All rights reserved.
11 *
2744e8af
LW
12 * License terms: GNU General Public License (GPL) version 2
13 */
14#define pr_fmt(fmt) "pinctrl core: " fmt
15
16#include <linux/kernel.h>
ab78029e 17#include <linux/kref.h>
a5a697cd 18#include <linux/export.h>
2744e8af
LW
19#include <linux/init.h>
20#include <linux/device.h>
21#include <linux/slab.h>
2744e8af
LW
22#include <linux/err.h>
23#include <linux/list.h>
2744e8af
LW
24#include <linux/sysfs.h>
25#include <linux/debugfs.h>
26#include <linux/seq_file.h>
6d4ca1fb 27#include <linux/pinctrl/consumer.h>
2744e8af
LW
28#include <linux/pinctrl/pinctrl.h>
29#include <linux/pinctrl/machine.h>
2afe8229
HZ
30
31#ifdef CONFIG_GPIOLIB
51e13c24 32#include <asm-generic/gpio.h>
2afe8229
HZ
33#endif
34
2744e8af 35#include "core.h"
57291ce2 36#include "devicetree.h"
2744e8af 37#include "pinmux.h"
ae6b4d85 38#include "pinconf.h"
2744e8af 39
b2b3e66e 40
5b3aa5f7
DA
41static bool pinctrl_dummy_state;
42
42fed7ba 43/* Mutex taken to protect pinctrl_list */
843aec96 44static DEFINE_MUTEX(pinctrl_list_mutex);
42fed7ba
PC
45
46/* Mutex taken to protect pinctrl_maps */
47DEFINE_MUTEX(pinctrl_maps_mutex);
48
49/* Mutex taken to protect pinctrldev_list */
843aec96 50static DEFINE_MUTEX(pinctrldev_list_mutex);
57b676f9
SW
51
52/* Global list of pin control devices (struct pinctrl_dev) */
42fed7ba 53static LIST_HEAD(pinctrldev_list);
2744e8af 54
57b676f9 55/* List of pin controller handles (struct pinctrl) */
befe5bdf
LW
56static LIST_HEAD(pinctrl_list);
57
57b676f9 58/* List of pinctrl maps (struct pinctrl_maps) */
6f9e41f4 59LIST_HEAD(pinctrl_maps);
b2b3e66e 60
befe5bdf 61
5b3aa5f7
DA
62/**
63 * pinctrl_provide_dummies() - indicate if pinctrl provides dummy state support
64 *
65 * Usually this function is called by platforms without pinctrl driver support
66 * but run with some shared drivers using pinctrl APIs.
67 * After calling this function, the pinctrl core will return successfully
68 * with creating a dummy state for the driver to keep going smoothly.
69 */
70void pinctrl_provide_dummies(void)
71{
72 pinctrl_dummy_state = true;
73}
74
2744e8af
LW
75const char *pinctrl_dev_get_name(struct pinctrl_dev *pctldev)
76{
77 /* We're not allowed to register devices without name */
78 return pctldev->desc->name;
79}
80EXPORT_SYMBOL_GPL(pinctrl_dev_get_name);
81
d6e99abb
HZ
82const char *pinctrl_dev_get_devname(struct pinctrl_dev *pctldev)
83{
84 return dev_name(pctldev->dev);
85}
86EXPORT_SYMBOL_GPL(pinctrl_dev_get_devname);
87
2744e8af
LW
88void *pinctrl_dev_get_drvdata(struct pinctrl_dev *pctldev)
89{
90 return pctldev->driver_data;
91}
92EXPORT_SYMBOL_GPL(pinctrl_dev_get_drvdata);
93
94/**
9dfac4fd
LW
95 * get_pinctrl_dev_from_devname() - look up pin controller device
96 * @devname: the name of a device instance, as returned by dev_name()
2744e8af
LW
97 *
98 * Looks up a pin control device matching a certain device name or pure device
99 * pointer, the pure device pointer will take precedence.
100 */
9dfac4fd 101struct pinctrl_dev *get_pinctrl_dev_from_devname(const char *devname)
2744e8af
LW
102{
103 struct pinctrl_dev *pctldev = NULL;
2744e8af 104
9dfac4fd
LW
105 if (!devname)
106 return NULL;
107
44d5f7bb
LW
108 mutex_lock(&pinctrldev_list_mutex);
109
2744e8af 110 list_for_each_entry(pctldev, &pinctrldev_list, node) {
9dfac4fd 111 if (!strcmp(dev_name(pctldev->dev), devname)) {
2744e8af 112 /* Matched on device name */
44d5f7bb
LW
113 mutex_unlock(&pinctrldev_list_mutex);
114 return pctldev;
2744e8af
LW
115 }
116 }
2744e8af 117
44d5f7bb
LW
118 mutex_unlock(&pinctrldev_list_mutex);
119
120 return NULL;
2744e8af
LW
121}
122
42fed7ba
PC
123struct pinctrl_dev *get_pinctrl_dev_from_of_node(struct device_node *np)
124{
125 struct pinctrl_dev *pctldev;
126
127 mutex_lock(&pinctrldev_list_mutex);
128
129 list_for_each_entry(pctldev, &pinctrldev_list, node)
130 if (pctldev->dev->of_node == np) {
131 mutex_unlock(&pinctrldev_list_mutex);
132 return pctldev;
133 }
134
d463f82d 135 mutex_unlock(&pinctrldev_list_mutex);
42fed7ba
PC
136
137 return NULL;
138}
139
ae6b4d85
LW
140/**
141 * pin_get_from_name() - look up a pin number from a name
142 * @pctldev: the pin control device to lookup the pin on
143 * @name: the name of the pin to look up
144 */
145int pin_get_from_name(struct pinctrl_dev *pctldev, const char *name)
146{
706e8520 147 unsigned i, pin;
ae6b4d85 148
706e8520
CP
149 /* The pin number can be retrived from the pin controller descriptor */
150 for (i = 0; i < pctldev->desc->npins; i++) {
ae6b4d85
LW
151 struct pin_desc *desc;
152
706e8520 153 pin = pctldev->desc->pins[i].number;
ae6b4d85
LW
154 desc = pin_desc_get(pctldev, pin);
155 /* Pin space may be sparse */
6c325f87 156 if (desc && !strcmp(name, desc->name))
ae6b4d85
LW
157 return pin;
158 }
159
160 return -EINVAL;
161}
162
dcb5dbc3
DA
163/**
164 * pin_get_name_from_id() - look up a pin name from a pin id
165 * @pctldev: the pin control device to lookup the pin on
166 * @name: the name of the pin to look up
167 */
168const char *pin_get_name(struct pinctrl_dev *pctldev, const unsigned pin)
169{
170 const struct pin_desc *desc;
171
172 desc = pin_desc_get(pctldev, pin);
173 if (desc == NULL) {
174 dev_err(pctldev->dev, "failed to get pin(%d) name\n",
175 pin);
176 return NULL;
177 }
178
179 return desc->name;
180}
181
2744e8af
LW
182/**
183 * pin_is_valid() - check if pin exists on controller
184 * @pctldev: the pin control device to check the pin on
185 * @pin: pin to check, use the local pin controller index number
186 *
187 * This tells us whether a certain pin exist on a certain pin controller or
188 * not. Pin lists may be sparse, so some pins may not exist.
189 */
190bool pin_is_valid(struct pinctrl_dev *pctldev, int pin)
191{
192 struct pin_desc *pindesc;
193
194 if (pin < 0)
195 return false;
196
42fed7ba 197 mutex_lock(&pctldev->mutex);
2744e8af 198 pindesc = pin_desc_get(pctldev, pin);
42fed7ba 199 mutex_unlock(&pctldev->mutex);
2744e8af 200
57b676f9 201 return pindesc != NULL;
2744e8af
LW
202}
203EXPORT_SYMBOL_GPL(pin_is_valid);
204
205/* Deletes a range of pin descriptors */
206static void pinctrl_free_pindescs(struct pinctrl_dev *pctldev,
207 const struct pinctrl_pin_desc *pins,
208 unsigned num_pins)
209{
210 int i;
211
2744e8af
LW
212 for (i = 0; i < num_pins; i++) {
213 struct pin_desc *pindesc;
214
215 pindesc = radix_tree_lookup(&pctldev->pin_desc_tree,
216 pins[i].number);
217 if (pindesc != NULL) {
218 radix_tree_delete(&pctldev->pin_desc_tree,
219 pins[i].number);
ca53c5f1
LW
220 if (pindesc->dynamic_name)
221 kfree(pindesc->name);
2744e8af
LW
222 }
223 kfree(pindesc);
224 }
2744e8af
LW
225}
226
227static int pinctrl_register_one_pin(struct pinctrl_dev *pctldev,
228 unsigned number, const char *name)
229{
230 struct pin_desc *pindesc;
231
232 pindesc = pin_desc_get(pctldev, number);
233 if (pindesc != NULL) {
2b38ca6d 234 dev_err(pctldev->dev, "pin %d already registered\n", number);
2744e8af
LW
235 return -EINVAL;
236 }
237
238 pindesc = kzalloc(sizeof(*pindesc), GFP_KERNEL);
95dcd4ae
SW
239 if (pindesc == NULL) {
240 dev_err(pctldev->dev, "failed to alloc struct pin_desc\n");
2744e8af 241 return -ENOMEM;
95dcd4ae 242 }
ae6b4d85 243
2744e8af
LW
244 /* Set owner */
245 pindesc->pctldev = pctldev;
246
9af1e44f 247 /* Copy basic pin info */
8dc6ae4d 248 if (name) {
ca53c5f1
LW
249 pindesc->name = name;
250 } else {
251 pindesc->name = kasprintf(GFP_KERNEL, "PIN%u", number);
eb26cc9c
SK
252 if (pindesc->name == NULL) {
253 kfree(pindesc);
ca53c5f1 254 return -ENOMEM;
eb26cc9c 255 }
ca53c5f1
LW
256 pindesc->dynamic_name = true;
257 }
2744e8af 258
2744e8af 259 radix_tree_insert(&pctldev->pin_desc_tree, number, pindesc);
2744e8af 260 pr_debug("registered pin %d (%s) on %s\n",
ca53c5f1 261 number, pindesc->name, pctldev->desc->name);
2744e8af
LW
262 return 0;
263}
264
265static int pinctrl_register_pins(struct pinctrl_dev *pctldev,
266 struct pinctrl_pin_desc const *pins,
267 unsigned num_descs)
268{
269 unsigned i;
270 int ret = 0;
271
272 for (i = 0; i < num_descs; i++) {
273 ret = pinctrl_register_one_pin(pctldev,
274 pins[i].number, pins[i].name);
275 if (ret)
276 return ret;
277 }
278
279 return 0;
280}
281
c8587eee
CR
282/**
283 * gpio_to_pin() - GPIO range GPIO number to pin number translation
284 * @range: GPIO range used for the translation
285 * @gpio: gpio pin to translate to a pin number
286 *
287 * Finds the pin number for a given GPIO using the specified GPIO range
288 * as a base for translation. The distinction between linear GPIO ranges
289 * and pin list based GPIO ranges is managed correctly by this function.
290 *
291 * This function assumes the gpio is part of the specified GPIO range, use
292 * only after making sure this is the case (e.g. by calling it on the
293 * result of successful pinctrl_get_device_gpio_range calls)!
294 */
295static inline int gpio_to_pin(struct pinctrl_gpio_range *range,
296 unsigned int gpio)
297{
298 unsigned int offset = gpio - range->base;
299 if (range->pins)
300 return range->pins[offset];
301 else
302 return range->pin_base + offset;
303}
304
2744e8af
LW
305/**
306 * pinctrl_match_gpio_range() - check if a certain GPIO pin is in range
307 * @pctldev: pin controller device to check
308 * @gpio: gpio pin to check taken from the global GPIO pin space
309 *
310 * Tries to match a GPIO pin number to the ranges handled by a certain pin
311 * controller, return the range or NULL
312 */
313static struct pinctrl_gpio_range *
314pinctrl_match_gpio_range(struct pinctrl_dev *pctldev, unsigned gpio)
315{
316 struct pinctrl_gpio_range *range = NULL;
317
42fed7ba 318 mutex_lock(&pctldev->mutex);
2744e8af 319 /* Loop over the ranges */
2744e8af
LW
320 list_for_each_entry(range, &pctldev->gpio_ranges, node) {
321 /* Check if we're in the valid range */
322 if (gpio >= range->base &&
323 gpio < range->base + range->npins) {
42fed7ba 324 mutex_unlock(&pctldev->mutex);
2744e8af
LW
325 return range;
326 }
327 }
42fed7ba 328 mutex_unlock(&pctldev->mutex);
2744e8af
LW
329 return NULL;
330}
331
51e13c24
HZ
332/**
333 * pinctrl_ready_for_gpio_range() - check if other GPIO pins of
334 * the same GPIO chip are in range
335 * @gpio: gpio pin to check taken from the global GPIO pin space
336 *
337 * This function is complement of pinctrl_match_gpio_range(). If the return
338 * value of pinctrl_match_gpio_range() is NULL, this function could be used
339 * to check whether pinctrl device is ready or not. Maybe some GPIO pins
340 * of the same GPIO chip don't have back-end pinctrl interface.
341 * If the return value is true, it means that pinctrl device is ready & the
342 * certain GPIO pin doesn't have back-end pinctrl device. If the return value
343 * is false, it means that pinctrl device may not be ready.
344 */
2afe8229 345#ifdef CONFIG_GPIOLIB
51e13c24
HZ
346static bool pinctrl_ready_for_gpio_range(unsigned gpio)
347{
348 struct pinctrl_dev *pctldev;
349 struct pinctrl_gpio_range *range = NULL;
350 struct gpio_chip *chip = gpio_to_chip(gpio);
351
942cde72
TL
352 if (WARN(!chip, "no gpio_chip for gpio%i?", gpio))
353 return false;
354
44d5f7bb
LW
355 mutex_lock(&pinctrldev_list_mutex);
356
51e13c24
HZ
357 /* Loop over the pin controllers */
358 list_for_each_entry(pctldev, &pinctrldev_list, node) {
359 /* Loop over the ranges */
5ffbe2e6 360 mutex_lock(&pctldev->mutex);
51e13c24
HZ
361 list_for_each_entry(range, &pctldev->gpio_ranges, node) {
362 /* Check if any gpio range overlapped with gpio chip */
363 if (range->base + range->npins - 1 < chip->base ||
364 range->base > chip->base + chip->ngpio - 1)
365 continue;
5ffbe2e6 366 mutex_unlock(&pctldev->mutex);
44d5f7bb 367 mutex_unlock(&pinctrldev_list_mutex);
51e13c24
HZ
368 return true;
369 }
5ffbe2e6 370 mutex_unlock(&pctldev->mutex);
51e13c24 371 }
44d5f7bb
LW
372
373 mutex_unlock(&pinctrldev_list_mutex);
374
51e13c24
HZ
375 return false;
376}
2afe8229
HZ
377#else
378static bool pinctrl_ready_for_gpio_range(unsigned gpio) { return true; }
379#endif
51e13c24 380
2744e8af
LW
381/**
382 * pinctrl_get_device_gpio_range() - find device for GPIO range
383 * @gpio: the pin to locate the pin controller for
384 * @outdev: the pin control device if found
385 * @outrange: the GPIO range if found
386 *
387 * Find the pin controller handling a certain GPIO pin from the pinspace of
388 * the GPIO subsystem, return the device and the matching GPIO range. Returns
4650b7cb
DA
389 * -EPROBE_DEFER if the GPIO range could not be found in any device since it
390 * may still have not been registered.
2744e8af 391 */
4ecce45d
SW
392static int pinctrl_get_device_gpio_range(unsigned gpio,
393 struct pinctrl_dev **outdev,
394 struct pinctrl_gpio_range **outrange)
2744e8af
LW
395{
396 struct pinctrl_dev *pctldev = NULL;
397
f0059021
AL
398 mutex_lock(&pinctrldev_list_mutex);
399
2744e8af 400 /* Loop over the pin controllers */
2744e8af
LW
401 list_for_each_entry(pctldev, &pinctrldev_list, node) {
402 struct pinctrl_gpio_range *range;
403
404 range = pinctrl_match_gpio_range(pctldev, gpio);
405 if (range != NULL) {
406 *outdev = pctldev;
407 *outrange = range;
f0059021 408 mutex_unlock(&pinctrldev_list_mutex);
2744e8af
LW
409 return 0;
410 }
411 }
2744e8af 412
f0059021
AL
413 mutex_unlock(&pinctrldev_list_mutex);
414
4650b7cb 415 return -EPROBE_DEFER;
2744e8af
LW
416}
417
418/**
419 * pinctrl_add_gpio_range() - register a GPIO range for a controller
420 * @pctldev: pin controller device to add the range to
421 * @range: the GPIO range to add
422 *
423 * This adds a range of GPIOs to be handled by a certain pin controller. Call
424 * this to register handled ranges after registering your pin controller.
425 */
426void pinctrl_add_gpio_range(struct pinctrl_dev *pctldev,
427 struct pinctrl_gpio_range *range)
428{
42fed7ba 429 mutex_lock(&pctldev->mutex);
8b9c139f 430 list_add_tail(&range->node, &pctldev->gpio_ranges);
42fed7ba 431 mutex_unlock(&pctldev->mutex);
2744e8af 432}
4ecce45d 433EXPORT_SYMBOL_GPL(pinctrl_add_gpio_range);
2744e8af 434
3e5e00b6
DA
435void pinctrl_add_gpio_ranges(struct pinctrl_dev *pctldev,
436 struct pinctrl_gpio_range *ranges,
437 unsigned nranges)
438{
439 int i;
440
441 for (i = 0; i < nranges; i++)
442 pinctrl_add_gpio_range(pctldev, &ranges[i]);
443}
444EXPORT_SYMBOL_GPL(pinctrl_add_gpio_ranges);
445
192c369c 446struct pinctrl_dev *pinctrl_find_and_add_gpio_range(const char *devname,
f23f1516
SH
447 struct pinctrl_gpio_range *range)
448{
42fed7ba
PC
449 struct pinctrl_dev *pctldev;
450
42fed7ba 451 pctldev = get_pinctrl_dev_from_devname(devname);
f23f1516 452
dfa97515
LW
453 /*
454 * If we can't find this device, let's assume that is because
455 * it has not probed yet, so the driver trying to register this
456 * range need to defer probing.
457 */
42fed7ba 458 if (!pctldev) {
dfa97515 459 return ERR_PTR(-EPROBE_DEFER);
42fed7ba 460 }
f23f1516 461 pinctrl_add_gpio_range(pctldev, range);
42fed7ba 462
f23f1516
SH
463 return pctldev;
464}
192c369c 465EXPORT_SYMBOL_GPL(pinctrl_find_and_add_gpio_range);
f23f1516 466
586a87e6
CR
467int pinctrl_get_group_pins(struct pinctrl_dev *pctldev, const char *pin_group,
468 const unsigned **pins, unsigned *num_pins)
469{
470 const struct pinctrl_ops *pctlops = pctldev->desc->pctlops;
471 int gs;
472
e5b3b2d9
AT
473 if (!pctlops->get_group_pins)
474 return -EINVAL;
475
586a87e6
CR
476 gs = pinctrl_get_group_selector(pctldev, pin_group);
477 if (gs < 0)
478 return gs;
479
480 return pctlops->get_group_pins(pctldev, gs, pins, num_pins);
481}
482EXPORT_SYMBOL_GPL(pinctrl_get_group_pins);
483
9afbefb2
LW
484/**
485 * pinctrl_find_gpio_range_from_pin() - locate the GPIO range for a pin
486 * @pctldev: the pin controller device to look in
487 * @pin: a controller-local number to find the range for
488 */
489struct pinctrl_gpio_range *
490pinctrl_find_gpio_range_from_pin(struct pinctrl_dev *pctldev,
491 unsigned int pin)
492{
c8f50e86 493 struct pinctrl_gpio_range *range;
9afbefb2 494
42fed7ba 495 mutex_lock(&pctldev->mutex);
9afbefb2
LW
496 /* Loop over the ranges */
497 list_for_each_entry(range, &pctldev->gpio_ranges, node) {
498 /* Check if we're in the valid range */
c8587eee
CR
499 if (range->pins) {
500 int a;
501 for (a = 0; a < range->npins; a++) {
502 if (range->pins[a] == pin)
c8f50e86 503 goto out;
c8587eee
CR
504 }
505 } else if (pin >= range->pin_base &&
c8f50e86
WY
506 pin < range->pin_base + range->npins)
507 goto out;
9afbefb2 508 }
c8f50e86
WY
509 range = NULL;
510out:
42fed7ba 511 mutex_unlock(&pctldev->mutex);
c8f50e86 512 return range;
9afbefb2
LW
513}
514EXPORT_SYMBOL_GPL(pinctrl_find_gpio_range_from_pin);
515
7e10ee68
VK
516/**
517 * pinctrl_remove_gpio_range() - remove a range of GPIOs fro a pin controller
518 * @pctldev: pin controller device to remove the range from
519 * @range: the GPIO range to remove
520 */
521void pinctrl_remove_gpio_range(struct pinctrl_dev *pctldev,
522 struct pinctrl_gpio_range *range)
523{
42fed7ba 524 mutex_lock(&pctldev->mutex);
7e10ee68 525 list_del(&range->node);
42fed7ba 526 mutex_unlock(&pctldev->mutex);
7e10ee68
VK
527}
528EXPORT_SYMBOL_GPL(pinctrl_remove_gpio_range);
529
7afde8ba
LW
530/**
531 * pinctrl_get_group_selector() - returns the group selector for a group
532 * @pctldev: the pin controller handling the group
533 * @pin_group: the pin group to look up
534 */
535int pinctrl_get_group_selector(struct pinctrl_dev *pctldev,
536 const char *pin_group)
537{
538 const struct pinctrl_ops *pctlops = pctldev->desc->pctlops;
d1e90e9e 539 unsigned ngroups = pctlops->get_groups_count(pctldev);
7afde8ba
LW
540 unsigned group_selector = 0;
541
d1e90e9e 542 while (group_selector < ngroups) {
7afde8ba
LW
543 const char *gname = pctlops->get_group_name(pctldev,
544 group_selector);
545 if (!strcmp(gname, pin_group)) {
51cd24ee 546 dev_dbg(pctldev->dev,
7afde8ba
LW
547 "found group selector %u for %s\n",
548 group_selector,
549 pin_group);
550 return group_selector;
551 }
552
553 group_selector++;
554 }
555
51cd24ee 556 dev_err(pctldev->dev, "does not have pin group %s\n",
7afde8ba
LW
557 pin_group);
558
559 return -EINVAL;
560}
561
befe5bdf 562/**
b217e438 563 * pinctrl_request_gpio() - request a single pin to be used as GPIO
befe5bdf
LW
564 * @gpio: the GPIO pin number from the GPIO subsystem number space
565 *
566 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
567 * as part of their gpio_request() semantics, platforms and individual drivers
568 * shall *NOT* request GPIO pins to be muxed in.
569 */
570int pinctrl_request_gpio(unsigned gpio)
571{
572 struct pinctrl_dev *pctldev;
573 struct pinctrl_gpio_range *range;
574 int ret;
575 int pin;
576
577 ret = pinctrl_get_device_gpio_range(gpio, &pctldev, &range);
57b676f9 578 if (ret) {
51e13c24
HZ
579 if (pinctrl_ready_for_gpio_range(gpio))
580 ret = 0;
4650b7cb 581 return ret;
57b676f9 582 }
befe5bdf 583
9b77ace4
AL
584 mutex_lock(&pctldev->mutex);
585
befe5bdf 586 /* Convert to the pin controllers number space */
c8587eee 587 pin = gpio_to_pin(range, gpio);
befe5bdf 588
57b676f9
SW
589 ret = pinmux_request_gpio(pctldev, range, pin, gpio);
590
9b77ace4
AL
591 mutex_unlock(&pctldev->mutex);
592
57b676f9 593 return ret;
befe5bdf
LW
594}
595EXPORT_SYMBOL_GPL(pinctrl_request_gpio);
596
597/**
598 * pinctrl_free_gpio() - free control on a single pin, currently used as GPIO
599 * @gpio: the GPIO pin number from the GPIO subsystem number space
600 *
601 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
602 * as part of their gpio_free() semantics, platforms and individual drivers
603 * shall *NOT* request GPIO pins to be muxed out.
604 */
605void pinctrl_free_gpio(unsigned gpio)
606{
607 struct pinctrl_dev *pctldev;
608 struct pinctrl_gpio_range *range;
609 int ret;
610 int pin;
611
612 ret = pinctrl_get_device_gpio_range(gpio, &pctldev, &range);
57b676f9 613 if (ret) {
befe5bdf 614 return;
57b676f9 615 }
42fed7ba 616 mutex_lock(&pctldev->mutex);
befe5bdf
LW
617
618 /* Convert to the pin controllers number space */
c8587eee 619 pin = gpio_to_pin(range, gpio);
befe5bdf 620
57b676f9
SW
621 pinmux_free_gpio(pctldev, pin, range);
622
42fed7ba 623 mutex_unlock(&pctldev->mutex);
befe5bdf
LW
624}
625EXPORT_SYMBOL_GPL(pinctrl_free_gpio);
626
627static int pinctrl_gpio_direction(unsigned gpio, bool input)
628{
629 struct pinctrl_dev *pctldev;
630 struct pinctrl_gpio_range *range;
631 int ret;
632 int pin;
633
634 ret = pinctrl_get_device_gpio_range(gpio, &pctldev, &range);
42fed7ba 635 if (ret) {
befe5bdf 636 return ret;
42fed7ba
PC
637 }
638
639 mutex_lock(&pctldev->mutex);
befe5bdf
LW
640
641 /* Convert to the pin controllers number space */
c8587eee 642 pin = gpio_to_pin(range, gpio);
42fed7ba
PC
643 ret = pinmux_gpio_direction(pctldev, range, pin, input);
644
645 mutex_unlock(&pctldev->mutex);
befe5bdf 646
42fed7ba 647 return ret;
befe5bdf
LW
648}
649
650/**
651 * pinctrl_gpio_direction_input() - request a GPIO pin to go into input mode
652 * @gpio: the GPIO pin number from the GPIO subsystem number space
653 *
654 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
655 * as part of their gpio_direction_input() semantics, platforms and individual
656 * drivers shall *NOT* touch pin control GPIO calls.
657 */
658int pinctrl_gpio_direction_input(unsigned gpio)
659{
42fed7ba 660 return pinctrl_gpio_direction(gpio, true);
befe5bdf
LW
661}
662EXPORT_SYMBOL_GPL(pinctrl_gpio_direction_input);
663
664/**
665 * pinctrl_gpio_direction_output() - request a GPIO pin to go into output mode
666 * @gpio: the GPIO pin number from the GPIO subsystem number space
667 *
668 * This function should *ONLY* be used from gpiolib-based GPIO drivers,
669 * as part of their gpio_direction_output() semantics, platforms and individual
670 * drivers shall *NOT* touch pin control GPIO calls.
671 */
672int pinctrl_gpio_direction_output(unsigned gpio)
673{
42fed7ba 674 return pinctrl_gpio_direction(gpio, false);
befe5bdf
LW
675}
676EXPORT_SYMBOL_GPL(pinctrl_gpio_direction_output);
677
6e5e959d
SW
678static struct pinctrl_state *find_state(struct pinctrl *p,
679 const char *name)
befe5bdf 680{
6e5e959d
SW
681 struct pinctrl_state *state;
682
683 list_for_each_entry(state, &p->states, node)
684 if (!strcmp(state->name, name))
685 return state;
686
687 return NULL;
688}
689
690static struct pinctrl_state *create_state(struct pinctrl *p,
691 const char *name)
692{
693 struct pinctrl_state *state;
694
695 state = kzalloc(sizeof(*state), GFP_KERNEL);
696 if (state == NULL) {
697 dev_err(p->dev,
698 "failed to alloc struct pinctrl_state\n");
699 return ERR_PTR(-ENOMEM);
700 }
701
702 state->name = name;
703 INIT_LIST_HEAD(&state->settings);
704
705 list_add_tail(&state->node, &p->states);
706
707 return state;
708}
709
710static int add_setting(struct pinctrl *p, struct pinctrl_map const *map)
711{
712 struct pinctrl_state *state;
7ecdb16f 713 struct pinctrl_setting *setting;
6e5e959d 714 int ret;
befe5bdf 715
6e5e959d
SW
716 state = find_state(p, map->name);
717 if (!state)
718 state = create_state(p, map->name);
719 if (IS_ERR(state))
720 return PTR_ERR(state);
befe5bdf 721
1e2082b5
SW
722 if (map->type == PIN_MAP_TYPE_DUMMY_STATE)
723 return 0;
724
6e5e959d
SW
725 setting = kzalloc(sizeof(*setting), GFP_KERNEL);
726 if (setting == NULL) {
727 dev_err(p->dev,
728 "failed to alloc struct pinctrl_setting\n");
729 return -ENOMEM;
730 }
befe5bdf 731
1e2082b5
SW
732 setting->type = map->type;
733
6e5e959d
SW
734 setting->pctldev = get_pinctrl_dev_from_devname(map->ctrl_dev_name);
735 if (setting->pctldev == NULL) {
6e5e959d 736 kfree(setting);
89216494
LW
737 /* Do not defer probing of hogs (circular loop) */
738 if (!strcmp(map->ctrl_dev_name, map->dev_name))
739 return -ENODEV;
c05127c4
LW
740 /*
741 * OK let us guess that the driver is not there yet, and
742 * let's defer obtaining this pinctrl handle to later...
743 */
89216494
LW
744 dev_info(p->dev, "unknown pinctrl device %s in map entry, deferring probe",
745 map->ctrl_dev_name);
c05127c4 746 return -EPROBE_DEFER;
6e5e959d
SW
747 }
748
1a78958d
LW
749 setting->dev_name = map->dev_name;
750
1e2082b5
SW
751 switch (map->type) {
752 case PIN_MAP_TYPE_MUX_GROUP:
753 ret = pinmux_map_to_setting(map, setting);
754 break;
755 case PIN_MAP_TYPE_CONFIGS_PIN:
756 case PIN_MAP_TYPE_CONFIGS_GROUP:
757 ret = pinconf_map_to_setting(map, setting);
758 break;
759 default:
760 ret = -EINVAL;
761 break;
762 }
6e5e959d
SW
763 if (ret < 0) {
764 kfree(setting);
765 return ret;
766 }
767
768 list_add_tail(&setting->node, &state->settings);
769
770 return 0;
771}
772
773static struct pinctrl *find_pinctrl(struct device *dev)
774{
775 struct pinctrl *p;
776
42fed7ba 777 mutex_lock(&pinctrl_list_mutex);
1e2082b5 778 list_for_each_entry(p, &pinctrl_list, node)
42fed7ba
PC
779 if (p->dev == dev) {
780 mutex_unlock(&pinctrl_list_mutex);
6e5e959d 781 return p;
42fed7ba 782 }
6e5e959d 783
42fed7ba 784 mutex_unlock(&pinctrl_list_mutex);
6e5e959d
SW
785 return NULL;
786}
787
42fed7ba 788static void pinctrl_free(struct pinctrl *p, bool inlist);
6e5e959d
SW
789
790static struct pinctrl *create_pinctrl(struct device *dev)
791{
792 struct pinctrl *p;
793 const char *devname;
794 struct pinctrl_maps *maps_node;
795 int i;
796 struct pinctrl_map const *map;
797 int ret;
befe5bdf
LW
798
799 /*
800 * create the state cookie holder struct pinctrl for each
801 * mapping, this is what consumers will get when requesting
802 * a pin control handle with pinctrl_get()
803 */
02f5b989 804 p = kzalloc(sizeof(*p), GFP_KERNEL);
95dcd4ae
SW
805 if (p == NULL) {
806 dev_err(dev, "failed to alloc struct pinctrl\n");
befe5bdf 807 return ERR_PTR(-ENOMEM);
95dcd4ae 808 }
7ecdb16f 809 p->dev = dev;
6e5e959d 810 INIT_LIST_HEAD(&p->states);
57291ce2
SW
811 INIT_LIST_HEAD(&p->dt_maps);
812
813 ret = pinctrl_dt_to_map(p);
814 if (ret < 0) {
815 kfree(p);
816 return ERR_PTR(ret);
817 }
6e5e959d
SW
818
819 devname = dev_name(dev);
befe5bdf 820
42fed7ba 821 mutex_lock(&pinctrl_maps_mutex);
befe5bdf 822 /* Iterate over the pin control maps to locate the right ones */
b2b3e66e 823 for_each_maps(maps_node, i, map) {
7ecdb16f
SW
824 /* Map must be for this device */
825 if (strcmp(map->dev_name, devname))
826 continue;
827
6e5e959d 828 ret = add_setting(p, map);
89216494
LW
829 /*
830 * At this point the adding of a setting may:
831 *
832 * - Defer, if the pinctrl device is not yet available
833 * - Fail, if the pinctrl device is not yet available,
834 * AND the setting is a hog. We cannot defer that, since
835 * the hog will kick in immediately after the device
836 * is registered.
837 *
838 * If the error returned was not -EPROBE_DEFER then we
839 * accumulate the errors to see if we end up with
840 * an -EPROBE_DEFER later, as that is the worst case.
841 */
842 if (ret == -EPROBE_DEFER) {
42fed7ba
PC
843 pinctrl_free(p, false);
844 mutex_unlock(&pinctrl_maps_mutex);
6e5e959d 845 return ERR_PTR(ret);
7ecdb16f 846 }
befe5bdf 847 }
42fed7ba
PC
848 mutex_unlock(&pinctrl_maps_mutex);
849
89216494
LW
850 if (ret < 0) {
851 /* If some other error than deferral occured, return here */
42fed7ba 852 pinctrl_free(p, false);
89216494
LW
853 return ERR_PTR(ret);
854 }
befe5bdf 855
ab78029e
LW
856 kref_init(&p->users);
857
b0666ba4 858 /* Add the pinctrl handle to the global list */
7b320cb1 859 mutex_lock(&pinctrl_list_mutex);
8b9c139f 860 list_add_tail(&p->node, &pinctrl_list);
7b320cb1 861 mutex_unlock(&pinctrl_list_mutex);
befe5bdf
LW
862
863 return p;
6e5e959d 864}
7ecdb16f 865
42fed7ba
PC
866/**
867 * pinctrl_get() - retrieves the pinctrl handle for a device
868 * @dev: the device to obtain the handle for
869 */
870struct pinctrl *pinctrl_get(struct device *dev)
6e5e959d
SW
871{
872 struct pinctrl *p;
7ecdb16f 873
6e5e959d
SW
874 if (WARN_ON(!dev))
875 return ERR_PTR(-EINVAL);
876
ab78029e
LW
877 /*
878 * See if somebody else (such as the device core) has already
879 * obtained a handle to the pinctrl for this device. In that case,
880 * return another pointer to it.
881 */
6e5e959d 882 p = find_pinctrl(dev);
ab78029e
LW
883 if (p != NULL) {
884 dev_dbg(dev, "obtain a copy of previously claimed pinctrl\n");
885 kref_get(&p->users);
886 return p;
887 }
7ecdb16f 888
d599bfb3 889 return create_pinctrl(dev);
befe5bdf
LW
890}
891EXPORT_SYMBOL_GPL(pinctrl_get);
892
d3cee830
RG
893static void pinctrl_free_setting(bool disable_setting,
894 struct pinctrl_setting *setting)
895{
896 switch (setting->type) {
897 case PIN_MAP_TYPE_MUX_GROUP:
898 if (disable_setting)
899 pinmux_disable_setting(setting);
900 pinmux_free_setting(setting);
901 break;
902 case PIN_MAP_TYPE_CONFIGS_PIN:
903 case PIN_MAP_TYPE_CONFIGS_GROUP:
904 pinconf_free_setting(setting);
905 break;
906 default:
907 break;
908 }
909}
910
42fed7ba 911static void pinctrl_free(struct pinctrl *p, bool inlist)
befe5bdf 912{
6e5e959d
SW
913 struct pinctrl_state *state, *n1;
914 struct pinctrl_setting *setting, *n2;
915
42fed7ba 916 mutex_lock(&pinctrl_list_mutex);
6e5e959d
SW
917 list_for_each_entry_safe(state, n1, &p->states, node) {
918 list_for_each_entry_safe(setting, n2, &state->settings, node) {
d3cee830 919 pinctrl_free_setting(state == p->state, setting);
6e5e959d
SW
920 list_del(&setting->node);
921 kfree(setting);
922 }
923 list_del(&state->node);
924 kfree(state);
7ecdb16f 925 }
befe5bdf 926
57291ce2
SW
927 pinctrl_dt_free_maps(p);
928
6e5e959d
SW
929 if (inlist)
930 list_del(&p->node);
befe5bdf 931 kfree(p);
42fed7ba 932 mutex_unlock(&pinctrl_list_mutex);
befe5bdf 933}
befe5bdf
LW
934
935/**
ab78029e
LW
936 * pinctrl_release() - release the pinctrl handle
937 * @kref: the kref in the pinctrl being released
938 */
2917e833 939static void pinctrl_release(struct kref *kref)
ab78029e
LW
940{
941 struct pinctrl *p = container_of(kref, struct pinctrl, users);
942
42fed7ba 943 pinctrl_free(p, true);
ab78029e
LW
944}
945
946/**
947 * pinctrl_put() - decrease use count on a previously claimed pinctrl handle
6e5e959d 948 * @p: the pinctrl handle to release
befe5bdf 949 */
57b676f9
SW
950void pinctrl_put(struct pinctrl *p)
951{
ab78029e 952 kref_put(&p->users, pinctrl_release);
57b676f9
SW
953}
954EXPORT_SYMBOL_GPL(pinctrl_put);
955
42fed7ba
PC
956/**
957 * pinctrl_lookup_state() - retrieves a state handle from a pinctrl handle
958 * @p: the pinctrl handle to retrieve the state from
959 * @name: the state name to retrieve
960 */
961struct pinctrl_state *pinctrl_lookup_state(struct pinctrl *p,
962 const char *name)
befe5bdf 963{
6e5e959d 964 struct pinctrl_state *state;
befe5bdf 965
6e5e959d 966 state = find_state(p, name);
5b3aa5f7
DA
967 if (!state) {
968 if (pinctrl_dummy_state) {
969 /* create dummy state */
970 dev_dbg(p->dev, "using pinctrl dummy state (%s)\n",
971 name);
972 state = create_state(p, name);
d599bfb3
RG
973 } else
974 state = ERR_PTR(-ENODEV);
5b3aa5f7 975 }
57b676f9 976
6e5e959d 977 return state;
befe5bdf 978}
42fed7ba 979EXPORT_SYMBOL_GPL(pinctrl_lookup_state);
befe5bdf
LW
980
981/**
42fed7ba
PC
982 * pinctrl_select_state() - select/activate/program a pinctrl state to HW
983 * @p: the pinctrl handle for the device that requests configuration
984 * @state: the state handle to select/activate/program
befe5bdf 985 */
42fed7ba 986int pinctrl_select_state(struct pinctrl *p, struct pinctrl_state *state)
befe5bdf 987{
6e5e959d 988 struct pinctrl_setting *setting, *setting2;
50cf7c8a 989 struct pinctrl_state *old_state = p->state;
6e5e959d 990 int ret;
7ecdb16f 991
6e5e959d
SW
992 if (p->state == state)
993 return 0;
befe5bdf 994
6e5e959d
SW
995 if (p->state) {
996 /*
2243a87d
FW
997 * For each pinmux setting in the old state, forget SW's record
998 * of mux owner for that pingroup. Any pingroups which are
999 * still owned by the new state will be re-acquired by the call
1000 * to pinmux_enable_setting() in the loop below.
6e5e959d
SW
1001 */
1002 list_for_each_entry(setting, &p->state->settings, node) {
1e2082b5
SW
1003 if (setting->type != PIN_MAP_TYPE_MUX_GROUP)
1004 continue;
2243a87d 1005 pinmux_disable_setting(setting);
6e5e959d
SW
1006 }
1007 }
1008
3102a76c 1009 p->state = NULL;
6e5e959d
SW
1010
1011 /* Apply all the settings for the new state */
1012 list_for_each_entry(setting, &state->settings, node) {
1e2082b5
SW
1013 switch (setting->type) {
1014 case PIN_MAP_TYPE_MUX_GROUP:
1015 ret = pinmux_enable_setting(setting);
1016 break;
1017 case PIN_MAP_TYPE_CONFIGS_PIN:
1018 case PIN_MAP_TYPE_CONFIGS_GROUP:
1019 ret = pinconf_apply_setting(setting);
1020 break;
1021 default:
1022 ret = -EINVAL;
1023 break;
1024 }
3102a76c 1025
42fed7ba 1026 if (ret < 0) {
3102a76c 1027 goto unapply_new_state;
42fed7ba 1028 }
befe5bdf 1029 }
6e5e959d 1030
3102a76c
RG
1031 p->state = state;
1032
6e5e959d 1033 return 0;
3102a76c
RG
1034
1035unapply_new_state:
da58751c 1036 dev_err(p->dev, "Error applying setting, reverse things back\n");
3102a76c 1037
3102a76c
RG
1038 list_for_each_entry(setting2, &state->settings, node) {
1039 if (&setting2->node == &setting->node)
1040 break;
af606177
RG
1041 /*
1042 * All we can do here is pinmux_disable_setting.
1043 * That means that some pins are muxed differently now
1044 * than they were before applying the setting (We can't
1045 * "unmux a pin"!), but it's not a big deal since the pins
1046 * are free to be muxed by another apply_setting.
1047 */
1048 if (setting2->type == PIN_MAP_TYPE_MUX_GROUP)
1049 pinmux_disable_setting(setting2);
3102a76c 1050 }
8009d5ff 1051
385d9424
RG
1052 /* There's no infinite recursive loop here because p->state is NULL */
1053 if (old_state)
42fed7ba 1054 pinctrl_select_state(p, old_state);
6e5e959d
SW
1055
1056 return ret;
befe5bdf 1057}
6e5e959d 1058EXPORT_SYMBOL_GPL(pinctrl_select_state);
befe5bdf 1059
6d4ca1fb
SW
1060static void devm_pinctrl_release(struct device *dev, void *res)
1061{
1062 pinctrl_put(*(struct pinctrl **)res);
1063}
1064
1065/**
1066 * struct devm_pinctrl_get() - Resource managed pinctrl_get()
1067 * @dev: the device to obtain the handle for
1068 *
1069 * If there is a need to explicitly destroy the returned struct pinctrl,
1070 * devm_pinctrl_put() should be used, rather than plain pinctrl_put().
1071 */
1072struct pinctrl *devm_pinctrl_get(struct device *dev)
1073{
1074 struct pinctrl **ptr, *p;
1075
1076 ptr = devres_alloc(devm_pinctrl_release, sizeof(*ptr), GFP_KERNEL);
1077 if (!ptr)
1078 return ERR_PTR(-ENOMEM);
1079
1080 p = pinctrl_get(dev);
1081 if (!IS_ERR(p)) {
1082 *ptr = p;
1083 devres_add(dev, ptr);
1084 } else {
1085 devres_free(ptr);
1086 }
1087
1088 return p;
1089}
1090EXPORT_SYMBOL_GPL(devm_pinctrl_get);
1091
1092static int devm_pinctrl_match(struct device *dev, void *res, void *data)
1093{
1094 struct pinctrl **p = res;
1095
1096 return *p == data;
1097}
1098
1099/**
1100 * devm_pinctrl_put() - Resource managed pinctrl_put()
1101 * @p: the pinctrl handle to release
1102 *
1103 * Deallocate a struct pinctrl obtained via devm_pinctrl_get(). Normally
1104 * this function will not need to be called and the resource management
1105 * code will ensure that the resource is freed.
1106 */
1107void devm_pinctrl_put(struct pinctrl *p)
1108{
a72149e8 1109 WARN_ON(devres_release(p->dev, devm_pinctrl_release,
6d4ca1fb 1110 devm_pinctrl_match, p));
6d4ca1fb
SW
1111}
1112EXPORT_SYMBOL_GPL(devm_pinctrl_put);
1113
57291ce2 1114int pinctrl_register_map(struct pinctrl_map const *maps, unsigned num_maps,
c5272a28 1115 bool dup)
befe5bdf 1116{
1e2082b5 1117 int i, ret;
b2b3e66e 1118 struct pinctrl_maps *maps_node;
befe5bdf 1119
7e9236ff 1120 pr_debug("add %u pinctrl maps\n", num_maps);
befe5bdf
LW
1121
1122 /* First sanity check the new mapping */
1123 for (i = 0; i < num_maps; i++) {
1e2082b5
SW
1124 if (!maps[i].dev_name) {
1125 pr_err("failed to register map %s (%d): no device given\n",
1126 maps[i].name, i);
1127 return -EINVAL;
1128 }
1129
befe5bdf
LW
1130 if (!maps[i].name) {
1131 pr_err("failed to register map %d: no map name given\n",
95dcd4ae 1132 i);
befe5bdf
LW
1133 return -EINVAL;
1134 }
1135
1e2082b5
SW
1136 if (maps[i].type != PIN_MAP_TYPE_DUMMY_STATE &&
1137 !maps[i].ctrl_dev_name) {
befe5bdf
LW
1138 pr_err("failed to register map %s (%d): no pin control device given\n",
1139 maps[i].name, i);
1140 return -EINVAL;
1141 }
1142
1e2082b5
SW
1143 switch (maps[i].type) {
1144 case PIN_MAP_TYPE_DUMMY_STATE:
1145 break;
1146 case PIN_MAP_TYPE_MUX_GROUP:
1147 ret = pinmux_validate_map(&maps[i], i);
1148 if (ret < 0)
fde04f41 1149 return ret;
1e2082b5
SW
1150 break;
1151 case PIN_MAP_TYPE_CONFIGS_PIN:
1152 case PIN_MAP_TYPE_CONFIGS_GROUP:
1153 ret = pinconf_validate_map(&maps[i], i);
1154 if (ret < 0)
fde04f41 1155 return ret;
1e2082b5
SW
1156 break;
1157 default:
1158 pr_err("failed to register map %s (%d): invalid type given\n",
95dcd4ae 1159 maps[i].name, i);
1681f5ae
SW
1160 return -EINVAL;
1161 }
befe5bdf
LW
1162 }
1163
b2b3e66e
SW
1164 maps_node = kzalloc(sizeof(*maps_node), GFP_KERNEL);
1165 if (!maps_node) {
1166 pr_err("failed to alloc struct pinctrl_maps\n");
1167 return -ENOMEM;
1168 }
befe5bdf 1169
b2b3e66e 1170 maps_node->num_maps = num_maps;
57291ce2
SW
1171 if (dup) {
1172 maps_node->maps = kmemdup(maps, sizeof(*maps) * num_maps,
1173 GFP_KERNEL);
1174 if (!maps_node->maps) {
1175 pr_err("failed to duplicate mapping table\n");
1176 kfree(maps_node);
1177 return -ENOMEM;
1178 }
1179 } else {
1180 maps_node->maps = maps;
befe5bdf
LW
1181 }
1182
c5272a28 1183 mutex_lock(&pinctrl_maps_mutex);
b2b3e66e 1184 list_add_tail(&maps_node->node, &pinctrl_maps);
c5272a28 1185 mutex_unlock(&pinctrl_maps_mutex);
b2b3e66e 1186
befe5bdf
LW
1187 return 0;
1188}
1189
57291ce2
SW
1190/**
1191 * pinctrl_register_mappings() - register a set of pin controller mappings
1192 * @maps: the pincontrol mappings table to register. This should probably be
1193 * marked with __initdata so it can be discarded after boot. This
1194 * function will perform a shallow copy for the mapping entries.
1195 * @num_maps: the number of maps in the mapping table
1196 */
1197int pinctrl_register_mappings(struct pinctrl_map const *maps,
1198 unsigned num_maps)
1199{
c5272a28 1200 return pinctrl_register_map(maps, num_maps, true);
57291ce2
SW
1201}
1202
1203void pinctrl_unregister_map(struct pinctrl_map const *map)
1204{
1205 struct pinctrl_maps *maps_node;
1206
42fed7ba 1207 mutex_lock(&pinctrl_maps_mutex);
57291ce2
SW
1208 list_for_each_entry(maps_node, &pinctrl_maps, node) {
1209 if (maps_node->maps == map) {
1210 list_del(&maps_node->node);
db6c2c69 1211 kfree(maps_node);
42fed7ba 1212 mutex_unlock(&pinctrl_maps_mutex);
57291ce2
SW
1213 return;
1214 }
1215 }
42fed7ba 1216 mutex_unlock(&pinctrl_maps_mutex);
57291ce2
SW
1217}
1218
840a47ba
JD
1219/**
1220 * pinctrl_force_sleep() - turn a given controller device into sleep state
1221 * @pctldev: pin controller device
1222 */
1223int pinctrl_force_sleep(struct pinctrl_dev *pctldev)
1224{
1225 if (!IS_ERR(pctldev->p) && !IS_ERR(pctldev->hog_sleep))
1226 return pinctrl_select_state(pctldev->p, pctldev->hog_sleep);
1227 return 0;
1228}
1229EXPORT_SYMBOL_GPL(pinctrl_force_sleep);
1230
1231/**
1232 * pinctrl_force_default() - turn a given controller device into default state
1233 * @pctldev: pin controller device
1234 */
1235int pinctrl_force_default(struct pinctrl_dev *pctldev)
1236{
1237 if (!IS_ERR(pctldev->p) && !IS_ERR(pctldev->hog_default))
1238 return pinctrl_select_state(pctldev->p, pctldev->hog_default);
1239 return 0;
1240}
1241EXPORT_SYMBOL_GPL(pinctrl_force_default);
1242
ef0eebc0
DA
1243/**
1244 * pinctrl_init_done() - tell pinctrl probe is done
1245 *
1246 * We'll use this time to switch the pins from "init" to "default" unless the
1247 * driver selected some other state.
1248 *
1249 * @dev: device to that's done probing
1250 */
1251int pinctrl_init_done(struct device *dev)
1252{
1253 struct dev_pin_info *pins = dev->pins;
1254 int ret;
1255
1256 if (!pins)
1257 return 0;
1258
1259 if (IS_ERR(pins->init_state))
1260 return 0; /* No such state */
1261
1262 if (pins->p->state != pins->init_state)
1263 return 0; /* Not at init anyway */
1264
1265 if (IS_ERR(pins->default_state))
1266 return 0; /* No default state */
1267
1268 ret = pinctrl_select_state(pins->p, pins->default_state);
1269 if (ret)
1270 dev_err(dev, "failed to activate default pinctrl state\n");
1271
1272 return ret;
1273}
1274
14005ee2
LW
1275#ifdef CONFIG_PM
1276
1277/**
f3333497 1278 * pinctrl_pm_select_state() - select pinctrl state for PM
14005ee2 1279 * @dev: device to select default state for
f3333497 1280 * @state: state to set
14005ee2 1281 */
f3333497
TL
1282static int pinctrl_pm_select_state(struct device *dev,
1283 struct pinctrl_state *state)
14005ee2
LW
1284{
1285 struct dev_pin_info *pins = dev->pins;
1286 int ret;
1287
f3333497
TL
1288 if (IS_ERR(state))
1289 return 0; /* No such state */
1290 ret = pinctrl_select_state(pins->p, state);
14005ee2 1291 if (ret)
f3333497
TL
1292 dev_err(dev, "failed to activate pinctrl state %s\n",
1293 state->name);
14005ee2
LW
1294 return ret;
1295}
f3333497
TL
1296
1297/**
1298 * pinctrl_pm_select_default_state() - select default pinctrl state for PM
1299 * @dev: device to select default state for
1300 */
1301int pinctrl_pm_select_default_state(struct device *dev)
1302{
1303 if (!dev->pins)
1304 return 0;
1305
1306 return pinctrl_pm_select_state(dev, dev->pins->default_state);
1307}
f472dead 1308EXPORT_SYMBOL_GPL(pinctrl_pm_select_default_state);
14005ee2
LW
1309
1310/**
1311 * pinctrl_pm_select_sleep_state() - select sleep pinctrl state for PM
1312 * @dev: device to select sleep state for
1313 */
1314int pinctrl_pm_select_sleep_state(struct device *dev)
1315{
f3333497 1316 if (!dev->pins)
14005ee2 1317 return 0;
f3333497
TL
1318
1319 return pinctrl_pm_select_state(dev, dev->pins->sleep_state);
14005ee2 1320}
f472dead 1321EXPORT_SYMBOL_GPL(pinctrl_pm_select_sleep_state);
14005ee2
LW
1322
1323/**
1324 * pinctrl_pm_select_idle_state() - select idle pinctrl state for PM
1325 * @dev: device to select idle state for
1326 */
1327int pinctrl_pm_select_idle_state(struct device *dev)
1328{
f3333497 1329 if (!dev->pins)
14005ee2 1330 return 0;
f3333497
TL
1331
1332 return pinctrl_pm_select_state(dev, dev->pins->idle_state);
14005ee2 1333}
f472dead 1334EXPORT_SYMBOL_GPL(pinctrl_pm_select_idle_state);
14005ee2
LW
1335#endif
1336
2744e8af
LW
1337#ifdef CONFIG_DEBUG_FS
1338
1339static int pinctrl_pins_show(struct seq_file *s, void *what)
1340{
1341 struct pinctrl_dev *pctldev = s->private;
1342 const struct pinctrl_ops *ops = pctldev->desc->pctlops;
706e8520 1343 unsigned i, pin;
2744e8af
LW
1344
1345 seq_printf(s, "registered pins: %d\n", pctldev->desc->npins);
2744e8af 1346
42fed7ba 1347 mutex_lock(&pctldev->mutex);
57b676f9 1348
706e8520
CP
1349 /* The pin number can be retrived from the pin controller descriptor */
1350 for (i = 0; i < pctldev->desc->npins; i++) {
2744e8af
LW
1351 struct pin_desc *desc;
1352
706e8520 1353 pin = pctldev->desc->pins[i].number;
2744e8af
LW
1354 desc = pin_desc_get(pctldev, pin);
1355 /* Pin space may be sparse */
1356 if (desc == NULL)
1357 continue;
1358
1359 seq_printf(s, "pin %d (%s) ", pin,
1360 desc->name ? desc->name : "unnamed");
1361
1362 /* Driver-specific info per pin */
1363 if (ops->pin_dbg_show)
1364 ops->pin_dbg_show(pctldev, s, pin);
1365
1366 seq_puts(s, "\n");
1367 }
1368
42fed7ba 1369 mutex_unlock(&pctldev->mutex);
57b676f9 1370
2744e8af
LW
1371 return 0;
1372}
1373
1374static int pinctrl_groups_show(struct seq_file *s, void *what)
1375{
1376 struct pinctrl_dev *pctldev = s->private;
1377 const struct pinctrl_ops *ops = pctldev->desc->pctlops;
d1e90e9e 1378 unsigned ngroups, selector = 0;
2744e8af 1379
42fed7ba
PC
1380 mutex_lock(&pctldev->mutex);
1381
d1e90e9e 1382 ngroups = ops->get_groups_count(pctldev);
57b676f9 1383
2744e8af 1384 seq_puts(s, "registered pin groups:\n");
d1e90e9e 1385 while (selector < ngroups) {
e5b3b2d9
AT
1386 const unsigned *pins = NULL;
1387 unsigned num_pins = 0;
2744e8af 1388 const char *gname = ops->get_group_name(pctldev, selector);
dcb5dbc3 1389 const char *pname;
e5b3b2d9 1390 int ret = 0;
2744e8af
LW
1391 int i;
1392
e5b3b2d9
AT
1393 if (ops->get_group_pins)
1394 ret = ops->get_group_pins(pctldev, selector,
1395 &pins, &num_pins);
2744e8af
LW
1396 if (ret)
1397 seq_printf(s, "%s [ERROR GETTING PINS]\n",
1398 gname);
1399 else {
dcb5dbc3
DA
1400 seq_printf(s, "group: %s\n", gname);
1401 for (i = 0; i < num_pins; i++) {
1402 pname = pin_get_name(pctldev, pins[i]);
b4dd784b 1403 if (WARN_ON(!pname)) {
42fed7ba 1404 mutex_unlock(&pctldev->mutex);
dcb5dbc3 1405 return -EINVAL;
b4dd784b 1406 }
dcb5dbc3
DA
1407 seq_printf(s, "pin %d (%s)\n", pins[i], pname);
1408 }
1409 seq_puts(s, "\n");
2744e8af
LW
1410 }
1411 selector++;
1412 }
1413
42fed7ba 1414 mutex_unlock(&pctldev->mutex);
2744e8af
LW
1415
1416 return 0;
1417}
1418
1419static int pinctrl_gpioranges_show(struct seq_file *s, void *what)
1420{
1421 struct pinctrl_dev *pctldev = s->private;
1422 struct pinctrl_gpio_range *range = NULL;
1423
1424 seq_puts(s, "GPIO ranges handled:\n");
1425
42fed7ba 1426 mutex_lock(&pctldev->mutex);
57b676f9 1427
2744e8af 1428 /* Loop over the ranges */
2744e8af 1429 list_for_each_entry(range, &pctldev->gpio_ranges, node) {
c8587eee
CR
1430 if (range->pins) {
1431 int a;
1432 seq_printf(s, "%u: %s GPIOS [%u - %u] PINS {",
1433 range->id, range->name,
1434 range->base, (range->base + range->npins - 1));
1435 for (a = 0; a < range->npins - 1; a++)
1436 seq_printf(s, "%u, ", range->pins[a]);
1437 seq_printf(s, "%u}\n", range->pins[a]);
1438 }
1439 else
1440 seq_printf(s, "%u: %s GPIOS [%u - %u] PINS [%u - %u]\n",
1441 range->id, range->name,
1442 range->base, (range->base + range->npins - 1),
1443 range->pin_base,
1444 (range->pin_base + range->npins - 1));
2744e8af 1445 }
57b676f9 1446
42fed7ba 1447 mutex_unlock(&pctldev->mutex);
2744e8af
LW
1448
1449 return 0;
1450}
1451
1452static int pinctrl_devices_show(struct seq_file *s, void *what)
1453{
1454 struct pinctrl_dev *pctldev;
1455
ae6b4d85 1456 seq_puts(s, "name [pinmux] [pinconf]\n");
57b676f9 1457
42fed7ba 1458 mutex_lock(&pinctrldev_list_mutex);
57b676f9 1459
2744e8af
LW
1460 list_for_each_entry(pctldev, &pinctrldev_list, node) {
1461 seq_printf(s, "%s ", pctldev->desc->name);
1462 if (pctldev->desc->pmxops)
ae6b4d85
LW
1463 seq_puts(s, "yes ");
1464 else
1465 seq_puts(s, "no ");
1466 if (pctldev->desc->confops)
2744e8af
LW
1467 seq_puts(s, "yes");
1468 else
1469 seq_puts(s, "no");
1470 seq_puts(s, "\n");
1471 }
57b676f9 1472
42fed7ba 1473 mutex_unlock(&pinctrldev_list_mutex);
2744e8af
LW
1474
1475 return 0;
1476}
1477
1e2082b5
SW
1478static inline const char *map_type(enum pinctrl_map_type type)
1479{
1480 static const char * const names[] = {
1481 "INVALID",
1482 "DUMMY_STATE",
1483 "MUX_GROUP",
1484 "CONFIGS_PIN",
1485 "CONFIGS_GROUP",
1486 };
1487
1488 if (type >= ARRAY_SIZE(names))
1489 return "UNKNOWN";
1490
1491 return names[type];
1492}
1493
3eedb437
SW
1494static int pinctrl_maps_show(struct seq_file *s, void *what)
1495{
1496 struct pinctrl_maps *maps_node;
1497 int i;
1498 struct pinctrl_map const *map;
1499
1500 seq_puts(s, "Pinctrl maps:\n");
1501
42fed7ba 1502 mutex_lock(&pinctrl_maps_mutex);
3eedb437 1503 for_each_maps(maps_node, i, map) {
1e2082b5
SW
1504 seq_printf(s, "device %s\nstate %s\ntype %s (%d)\n",
1505 map->dev_name, map->name, map_type(map->type),
1506 map->type);
1507
1508 if (map->type != PIN_MAP_TYPE_DUMMY_STATE)
1509 seq_printf(s, "controlling device %s\n",
1510 map->ctrl_dev_name);
1511
1512 switch (map->type) {
1513 case PIN_MAP_TYPE_MUX_GROUP:
1514 pinmux_show_map(s, map);
1515 break;
1516 case PIN_MAP_TYPE_CONFIGS_PIN:
1517 case PIN_MAP_TYPE_CONFIGS_GROUP:
1518 pinconf_show_map(s, map);
1519 break;
1520 default:
1521 break;
1522 }
1523
1524 seq_printf(s, "\n");
3eedb437 1525 }
42fed7ba 1526 mutex_unlock(&pinctrl_maps_mutex);
3eedb437
SW
1527
1528 return 0;
1529}
1530
befe5bdf
LW
1531static int pinctrl_show(struct seq_file *s, void *what)
1532{
1533 struct pinctrl *p;
6e5e959d 1534 struct pinctrl_state *state;
7ecdb16f 1535 struct pinctrl_setting *setting;
befe5bdf
LW
1536
1537 seq_puts(s, "Requested pin control handlers their pinmux maps:\n");
57b676f9 1538
42fed7ba 1539 mutex_lock(&pinctrl_list_mutex);
57b676f9 1540
befe5bdf 1541 list_for_each_entry(p, &pinctrl_list, node) {
6e5e959d
SW
1542 seq_printf(s, "device: %s current state: %s\n",
1543 dev_name(p->dev),
1544 p->state ? p->state->name : "none");
1545
1546 list_for_each_entry(state, &p->states, node) {
1547 seq_printf(s, " state: %s\n", state->name);
befe5bdf 1548
6e5e959d 1549 list_for_each_entry(setting, &state->settings, node) {
1e2082b5
SW
1550 struct pinctrl_dev *pctldev = setting->pctldev;
1551
1552 seq_printf(s, " type: %s controller %s ",
1553 map_type(setting->type),
1554 pinctrl_dev_get_name(pctldev));
1555
1556 switch (setting->type) {
1557 case PIN_MAP_TYPE_MUX_GROUP:
1558 pinmux_show_setting(s, setting);
1559 break;
1560 case PIN_MAP_TYPE_CONFIGS_PIN:
1561 case PIN_MAP_TYPE_CONFIGS_GROUP:
1562 pinconf_show_setting(s, setting);
1563 break;
1564 default:
1565 break;
1566 }
6e5e959d 1567 }
befe5bdf 1568 }
befe5bdf
LW
1569 }
1570
42fed7ba 1571 mutex_unlock(&pinctrl_list_mutex);
57b676f9 1572
befe5bdf
LW
1573 return 0;
1574}
1575
2744e8af
LW
1576static int pinctrl_pins_open(struct inode *inode, struct file *file)
1577{
1578 return single_open(file, pinctrl_pins_show, inode->i_private);
1579}
1580
1581static int pinctrl_groups_open(struct inode *inode, struct file *file)
1582{
1583 return single_open(file, pinctrl_groups_show, inode->i_private);
1584}
1585
1586static int pinctrl_gpioranges_open(struct inode *inode, struct file *file)
1587{
1588 return single_open(file, pinctrl_gpioranges_show, inode->i_private);
1589}
1590
1591static int pinctrl_devices_open(struct inode *inode, struct file *file)
1592{
1593 return single_open(file, pinctrl_devices_show, NULL);
1594}
1595
3eedb437
SW
1596static int pinctrl_maps_open(struct inode *inode, struct file *file)
1597{
1598 return single_open(file, pinctrl_maps_show, NULL);
1599}
1600
befe5bdf
LW
1601static int pinctrl_open(struct inode *inode, struct file *file)
1602{
1603 return single_open(file, pinctrl_show, NULL);
1604}
1605
2744e8af
LW
1606static const struct file_operations pinctrl_pins_ops = {
1607 .open = pinctrl_pins_open,
1608 .read = seq_read,
1609 .llseek = seq_lseek,
1610 .release = single_release,
1611};
1612
1613static const struct file_operations pinctrl_groups_ops = {
1614 .open = pinctrl_groups_open,
1615 .read = seq_read,
1616 .llseek = seq_lseek,
1617 .release = single_release,
1618};
1619
1620static const struct file_operations pinctrl_gpioranges_ops = {
1621 .open = pinctrl_gpioranges_open,
1622 .read = seq_read,
1623 .llseek = seq_lseek,
1624 .release = single_release,
1625};
1626
3eedb437
SW
1627static const struct file_operations pinctrl_devices_ops = {
1628 .open = pinctrl_devices_open,
befe5bdf
LW
1629 .read = seq_read,
1630 .llseek = seq_lseek,
1631 .release = single_release,
1632};
1633
3eedb437
SW
1634static const struct file_operations pinctrl_maps_ops = {
1635 .open = pinctrl_maps_open,
2744e8af
LW
1636 .read = seq_read,
1637 .llseek = seq_lseek,
1638 .release = single_release,
1639};
1640
befe5bdf
LW
1641static const struct file_operations pinctrl_ops = {
1642 .open = pinctrl_open,
1643 .read = seq_read,
1644 .llseek = seq_lseek,
1645 .release = single_release,
1646};
1647
2744e8af
LW
1648static struct dentry *debugfs_root;
1649
1650static void pinctrl_init_device_debugfs(struct pinctrl_dev *pctldev)
1651{
02157160 1652 struct dentry *device_root;
2744e8af 1653
51cd24ee 1654 device_root = debugfs_create_dir(dev_name(pctldev->dev),
2744e8af 1655 debugfs_root);
02157160
TL
1656 pctldev->device_root = device_root;
1657
2744e8af
LW
1658 if (IS_ERR(device_root) || !device_root) {
1659 pr_warn("failed to create debugfs directory for %s\n",
51cd24ee 1660 dev_name(pctldev->dev));
2744e8af
LW
1661 return;
1662 }
1663 debugfs_create_file("pins", S_IFREG | S_IRUGO,
1664 device_root, pctldev, &pinctrl_pins_ops);
1665 debugfs_create_file("pingroups", S_IFREG | S_IRUGO,
1666 device_root, pctldev, &pinctrl_groups_ops);
1667 debugfs_create_file("gpio-ranges", S_IFREG | S_IRUGO,
1668 device_root, pctldev, &pinctrl_gpioranges_ops);
e7f2a444
FV
1669 if (pctldev->desc->pmxops)
1670 pinmux_init_device_debugfs(device_root, pctldev);
1671 if (pctldev->desc->confops)
1672 pinconf_init_device_debugfs(device_root, pctldev);
2744e8af
LW
1673}
1674
02157160
TL
1675static void pinctrl_remove_device_debugfs(struct pinctrl_dev *pctldev)
1676{
1677 debugfs_remove_recursive(pctldev->device_root);
1678}
1679
2744e8af
LW
1680static void pinctrl_init_debugfs(void)
1681{
1682 debugfs_root = debugfs_create_dir("pinctrl", NULL);
1683 if (IS_ERR(debugfs_root) || !debugfs_root) {
1684 pr_warn("failed to create debugfs directory\n");
1685 debugfs_root = NULL;
1686 return;
1687 }
1688
1689 debugfs_create_file("pinctrl-devices", S_IFREG | S_IRUGO,
1690 debugfs_root, NULL, &pinctrl_devices_ops);
3eedb437
SW
1691 debugfs_create_file("pinctrl-maps", S_IFREG | S_IRUGO,
1692 debugfs_root, NULL, &pinctrl_maps_ops);
befe5bdf
LW
1693 debugfs_create_file("pinctrl-handles", S_IFREG | S_IRUGO,
1694 debugfs_root, NULL, &pinctrl_ops);
2744e8af
LW
1695}
1696
1697#else /* CONFIG_DEBUG_FS */
1698
1699static void pinctrl_init_device_debugfs(struct pinctrl_dev *pctldev)
1700{
1701}
1702
1703static void pinctrl_init_debugfs(void)
1704{
1705}
1706
02157160
TL
1707static void pinctrl_remove_device_debugfs(struct pinctrl_dev *pctldev)
1708{
1709}
1710
2744e8af
LW
1711#endif
1712
d26bc49f
SW
1713static int pinctrl_check_ops(struct pinctrl_dev *pctldev)
1714{
1715 const struct pinctrl_ops *ops = pctldev->desc->pctlops;
1716
1717 if (!ops ||
d1e90e9e 1718 !ops->get_groups_count ||
e5b3b2d9 1719 !ops->get_group_name)
d26bc49f
SW
1720 return -EINVAL;
1721
57291ce2
SW
1722 if (ops->dt_node_to_map && !ops->dt_free_map)
1723 return -EINVAL;
1724
d26bc49f
SW
1725 return 0;
1726}
1727
2744e8af
LW
1728/**
1729 * pinctrl_register() - register a pin controller device
1730 * @pctldesc: descriptor for this pin controller
1731 * @dev: parent device for this pin controller
1732 * @driver_data: private pin controller data for this pin controller
1733 */
1734struct pinctrl_dev *pinctrl_register(struct pinctrl_desc *pctldesc,
1735 struct device *dev, void *driver_data)
1736{
2744e8af
LW
1737 struct pinctrl_dev *pctldev;
1738 int ret;
1739
da9aecb0 1740 if (!pctldesc)
323de9ef 1741 return ERR_PTR(-EINVAL);
da9aecb0 1742 if (!pctldesc->name)
323de9ef 1743 return ERR_PTR(-EINVAL);
2744e8af 1744
02f5b989 1745 pctldev = kzalloc(sizeof(*pctldev), GFP_KERNEL);
95dcd4ae
SW
1746 if (pctldev == NULL) {
1747 dev_err(dev, "failed to alloc struct pinctrl_dev\n");
323de9ef 1748 return ERR_PTR(-ENOMEM);
95dcd4ae 1749 }
b9130b77
TL
1750
1751 /* Initialize pin control device struct */
1752 pctldev->owner = pctldesc->owner;
1753 pctldev->desc = pctldesc;
1754 pctldev->driver_data = driver_data;
1755 INIT_RADIX_TREE(&pctldev->pin_desc_tree, GFP_KERNEL);
b9130b77 1756 INIT_LIST_HEAD(&pctldev->gpio_ranges);
b9130b77 1757 pctldev->dev = dev;
42fed7ba 1758 mutex_init(&pctldev->mutex);
b9130b77 1759
d26bc49f 1760 /* check core ops for sanity */
323de9ef
MY
1761 ret = pinctrl_check_ops(pctldev);
1762 if (ret) {
ad6e1107 1763 dev_err(dev, "pinctrl ops lacks necessary functions\n");
d26bc49f
SW
1764 goto out_err;
1765 }
1766
2744e8af
LW
1767 /* If we're implementing pinmuxing, check the ops for sanity */
1768 if (pctldesc->pmxops) {
323de9ef
MY
1769 ret = pinmux_check_ops(pctldev);
1770 if (ret)
b9130b77 1771 goto out_err;
2744e8af
LW
1772 }
1773
ae6b4d85
LW
1774 /* If we're implementing pinconfig, check the ops for sanity */
1775 if (pctldesc->confops) {
323de9ef
MY
1776 ret = pinconf_check_ops(pctldev);
1777 if (ret)
b9130b77 1778 goto out_err;
ae6b4d85
LW
1779 }
1780
2744e8af 1781 /* Register all the pins */
ad6e1107 1782 dev_dbg(dev, "try to register %d pins ...\n", pctldesc->npins);
2744e8af
LW
1783 ret = pinctrl_register_pins(pctldev, pctldesc->pins, pctldesc->npins);
1784 if (ret) {
ad6e1107 1785 dev_err(dev, "error during pin registration\n");
2744e8af
LW
1786 pinctrl_free_pindescs(pctldev, pctldesc->pins,
1787 pctldesc->npins);
51cd24ee 1788 goto out_err;
2744e8af
LW
1789 }
1790
42fed7ba 1791 mutex_lock(&pinctrldev_list_mutex);
8b9c139f 1792 list_add_tail(&pctldev->node, &pinctrldev_list);
42fed7ba
PC
1793 mutex_unlock(&pinctrldev_list_mutex);
1794
1795 pctldev->p = pinctrl_get(pctldev->dev);
57b676f9 1796
6e5e959d 1797 if (!IS_ERR(pctldev->p)) {
840a47ba 1798 pctldev->hog_default =
42fed7ba 1799 pinctrl_lookup_state(pctldev->p, PINCTRL_STATE_DEFAULT);
840a47ba 1800 if (IS_ERR(pctldev->hog_default)) {
ad6e1107
JC
1801 dev_dbg(dev, "failed to lookup the default state\n");
1802 } else {
42fed7ba 1803 if (pinctrl_select_state(pctldev->p,
840a47ba 1804 pctldev->hog_default))
ad6e1107
JC
1805 dev_err(dev,
1806 "failed to select default state\n");
ad6e1107 1807 }
840a47ba
JD
1808
1809 pctldev->hog_sleep =
42fed7ba 1810 pinctrl_lookup_state(pctldev->p,
840a47ba
JD
1811 PINCTRL_STATE_SLEEP);
1812 if (IS_ERR(pctldev->hog_sleep))
1813 dev_dbg(dev, "failed to lookup the sleep state\n");
6e5e959d 1814 }
57b676f9 1815
2304b473
SW
1816 pinctrl_init_device_debugfs(pctldev);
1817
2744e8af
LW
1818 return pctldev;
1819
51cd24ee 1820out_err:
42fed7ba 1821 mutex_destroy(&pctldev->mutex);
51cd24ee 1822 kfree(pctldev);
323de9ef 1823 return ERR_PTR(ret);
2744e8af
LW
1824}
1825EXPORT_SYMBOL_GPL(pinctrl_register);
1826
1827/**
1828 * pinctrl_unregister() - unregister pinmux
1829 * @pctldev: pin controller to unregister
1830 *
1831 * Called by pinmux drivers to unregister a pinmux.
1832 */
1833void pinctrl_unregister(struct pinctrl_dev *pctldev)
1834{
5d589b09 1835 struct pinctrl_gpio_range *range, *n;
2744e8af
LW
1836 if (pctldev == NULL)
1837 return;
1838
42fed7ba 1839 mutex_lock(&pctldev->mutex);
42fed7ba 1840 pinctrl_remove_device_debugfs(pctldev);
db93facf 1841 mutex_unlock(&pctldev->mutex);
57b676f9 1842
6e5e959d 1843 if (!IS_ERR(pctldev->p))
42fed7ba 1844 pinctrl_put(pctldev->p);
57b676f9 1845
db93facf
JL
1846 mutex_lock(&pinctrldev_list_mutex);
1847 mutex_lock(&pctldev->mutex);
2744e8af 1848 /* TODO: check that no pinmuxes are still active? */
2744e8af 1849 list_del(&pctldev->node);
2744e8af
LW
1850 /* Destroy descriptor tree */
1851 pinctrl_free_pindescs(pctldev, pctldev->desc->pins,
1852 pctldev->desc->npins);
5d589b09
DA
1853 /* remove gpio ranges map */
1854 list_for_each_entry_safe(range, n, &pctldev->gpio_ranges, node)
1855 list_del(&range->node);
1856
42fed7ba
PC
1857 mutex_unlock(&pctldev->mutex);
1858 mutex_destroy(&pctldev->mutex);
51cd24ee 1859 kfree(pctldev);
42fed7ba 1860 mutex_unlock(&pinctrldev_list_mutex);
2744e8af
LW
1861}
1862EXPORT_SYMBOL_GPL(pinctrl_unregister);
1863
1864static int __init pinctrl_init(void)
1865{
1866 pr_info("initialized pinctrl subsystem\n");
1867 pinctrl_init_debugfs();
1868 return 0;
1869}
1870
1871/* init early since many drivers really need to initialized pinmux early */
1872core_initcall(pinctrl_init);