iwlwifi: don't include iwl-dev.h from iwl-devtrace.h
[linux-2.6-block.git] / drivers / pcmcia / yenta_socket.c
CommitLineData
1da177e4
LT
1/*
2 * Regular cardbus driver ("yenta_socket")
3 *
4 * (C) Copyright 1999, 2000 Linus Torvalds
5 *
6 * Changelog:
7 * Aug 2002: Manfred Spraul <manfred@colorfullife.com>
8 * Dynamically adjust the size of the bridge resource
9fea84f4 9 *
1da177e4
LT
10 * May 2003: Dominik Brodowski <linux@brodo.de>
11 * Merge pci_socket.c and yenta.c into one file
12 */
13#include <linux/init.h>
14#include <linux/pci.h>
1da177e4
LT
15#include <linux/workqueue.h>
16#include <linux/interrupt.h>
17#include <linux/delay.h>
18#include <linux/module.h>
9fea84f4 19#include <linux/io.h>
1da177e4 20
1da177e4
LT
21#include <pcmcia/cs_types.h>
22#include <pcmcia/ss.h>
23#include <pcmcia/cs.h>
24
1da177e4
LT
25#include "yenta_socket.h"
26#include "i82365.h"
27
28static int disable_clkrun;
29module_param(disable_clkrun, bool, 0444);
30MODULE_PARM_DESC(disable_clkrun, "If PC card doesn't function properly, please try this option");
31
fa912bcb
DR
32static int isa_probe = 1;
33module_param(isa_probe, bool, 0444);
34MODULE_PARM_DESC(isa_probe, "If set ISA interrupts are probed (default). Set to N to disable probing");
35
36static int pwr_irqs_off;
37module_param(pwr_irqs_off, bool, 0644);
38MODULE_PARM_DESC(pwr_irqs_off, "Force IRQs off during power-on of slot. Use only when seeing IRQ storms!");
39
35169529
WS
40static char o2_speedup[] = "default";
41module_param_string(o2_speedup, o2_speedup, sizeof(o2_speedup), 0444);
42MODULE_PARM_DESC(o2_speedup, "Use prefetch/burst for O2-bridges: 'on', 'off' "
43 "or 'default' (uses recommended behaviour for the detected bridge)");
44
0d3a940d
JK
45/*
46 * Only probe "regular" interrupts, don't
47 * touch dangerous spots like the mouse irq,
48 * because there are mice that apparently
49 * get really confused if they get fondled
50 * too intimately.
51 *
52 * Default to 11, 10, 9, 7, 6, 5, 4, 3.
53 */
54static u32 isa_interrupts = 0x0ef8;
55
56
dd797d81 57#define debug(x, s, args...) dev_dbg(&s->dev->dev, x, ##args)
1da177e4
LT
58
59/* Don't ask.. */
60#define to_cycles(ns) ((ns)/120)
61#define to_ns(cycles) ((cycles)*120)
62
78187865 63/*
63e7ebd0
DR
64 * yenta PCI irq probing.
65 * currently only used in the TI/EnE initialization code
66 */
67#ifdef CONFIG_YENTA_TI
1da177e4 68static int yenta_probe_cb_irq(struct yenta_socket *socket);
0d3a940d
JK
69static unsigned int yenta_probe_irq(struct yenta_socket *socket,
70 u32 isa_irq_mask);
63e7ebd0 71#endif
1da177e4
LT
72
73
74static unsigned int override_bios;
75module_param(override_bios, uint, 0000);
9fea84f4 76MODULE_PARM_DESC(override_bios, "yenta ignore bios resource allocation");
1da177e4
LT
77
78/*
79 * Generate easy-to-use ways of reading a cardbus sockets
80 * regular memory space ("cb_xxx"), configuration space
81 * ("config_xxx") and compatibility space ("exca_xxxx")
82 */
83static inline u32 cb_readl(struct yenta_socket *socket, unsigned reg)
84{
85 u32 val = readl(socket->base + reg);
dd797d81 86 debug("%04x %08x\n", socket, reg, val);
1da177e4
LT
87 return val;
88}
89
90static inline void cb_writel(struct yenta_socket *socket, unsigned reg, u32 val)
91{
dd797d81 92 debug("%04x %08x\n", socket, reg, val);
1da177e4 93 writel(val, socket->base + reg);
c8751e4c 94 readl(socket->base + reg); /* avoid problems with PCI write posting */
1da177e4
LT
95}
96
97static inline u8 config_readb(struct yenta_socket *socket, unsigned offset)
98{
99 u8 val;
100 pci_read_config_byte(socket->dev, offset, &val);
dd797d81 101 debug("%04x %02x\n", socket, offset, val);
1da177e4
LT
102 return val;
103}
104
105static inline u16 config_readw(struct yenta_socket *socket, unsigned offset)
106{
107 u16 val;
108 pci_read_config_word(socket->dev, offset, &val);
dd797d81 109 debug("%04x %04x\n", socket, offset, val);
1da177e4
LT
110 return val;
111}
112
113static inline u32 config_readl(struct yenta_socket *socket, unsigned offset)
114{
115 u32 val;
116 pci_read_config_dword(socket->dev, offset, &val);
dd797d81 117 debug("%04x %08x\n", socket, offset, val);
1da177e4
LT
118 return val;
119}
120
121static inline void config_writeb(struct yenta_socket *socket, unsigned offset, u8 val)
122{
dd797d81 123 debug("%04x %02x\n", socket, offset, val);
1da177e4
LT
124 pci_write_config_byte(socket->dev, offset, val);
125}
126
127static inline void config_writew(struct yenta_socket *socket, unsigned offset, u16 val)
128{
dd797d81 129 debug("%04x %04x\n", socket, offset, val);
1da177e4
LT
130 pci_write_config_word(socket->dev, offset, val);
131}
132
133static inline void config_writel(struct yenta_socket *socket, unsigned offset, u32 val)
134{
dd797d81 135 debug("%04x %08x\n", socket, offset, val);
1da177e4
LT
136 pci_write_config_dword(socket->dev, offset, val);
137}
138
139static inline u8 exca_readb(struct yenta_socket *socket, unsigned reg)
140{
141 u8 val = readb(socket->base + 0x800 + reg);
dd797d81 142 debug("%04x %02x\n", socket, reg, val);
1da177e4
LT
143 return val;
144}
145
146static inline u8 exca_readw(struct yenta_socket *socket, unsigned reg)
147{
148 u16 val;
149 val = readb(socket->base + 0x800 + reg);
150 val |= readb(socket->base + 0x800 + reg + 1) << 8;
dd797d81 151 debug("%04x %04x\n", socket, reg, val);
1da177e4
LT
152 return val;
153}
154
155static inline void exca_writeb(struct yenta_socket *socket, unsigned reg, u8 val)
156{
dd797d81 157 debug("%04x %02x\n", socket, reg, val);
1da177e4 158 writeb(val, socket->base + 0x800 + reg);
c8751e4c 159 readb(socket->base + 0x800 + reg); /* PCI write posting... */
1da177e4
LT
160}
161
162static void exca_writew(struct yenta_socket *socket, unsigned reg, u16 val)
163{
dd797d81 164 debug("%04x %04x\n", socket, reg, val);
1da177e4
LT
165 writeb(val, socket->base + 0x800 + reg);
166 writeb(val >> 8, socket->base + 0x800 + reg + 1);
c8751e4c
DR
167
168 /* PCI write posting... */
169 readb(socket->base + 0x800 + reg);
170 readb(socket->base + 0x800 + reg + 1);
1da177e4
LT
171}
172
030ee39c
LT
173static ssize_t show_yenta_registers(struct device *yentadev, struct device_attribute *attr, char *buf)
174{
175 struct pci_dev *dev = to_pci_dev(yentadev);
176 struct yenta_socket *socket = pci_get_drvdata(dev);
177 int offset = 0, i;
178
179 offset = snprintf(buf, PAGE_SIZE, "CB registers:");
180 for (i = 0; i < 0x24; i += 4) {
181 unsigned val;
182 if (!(i & 15))
183 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n%02x:", i);
184 val = cb_readl(socket, i);
185 offset += snprintf(buf + offset, PAGE_SIZE - offset, " %08x", val);
186 }
187
188 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n\nExCA registers:");
189 for (i = 0; i < 0x45; i++) {
190 unsigned char val;
191 if (!(i & 7)) {
192 if (i & 8) {
193 memcpy(buf + offset, " -", 2);
194 offset += 2;
195 } else
196 offset += snprintf(buf + offset, PAGE_SIZE - offset, "\n%02x:", i);
197 }
198 val = exca_readb(socket, i);
199 offset += snprintf(buf + offset, PAGE_SIZE - offset, " %02x", val);
200 }
201 buf[offset++] = '\n';
202 return offset;
203}
204
205static DEVICE_ATTR(yenta_registers, S_IRUSR, show_yenta_registers, NULL);
206
1da177e4
LT
207/*
208 * Ugh, mixed-mode cardbus and 16-bit pccard state: things depend
209 * on what kind of card is inserted..
210 */
211static int yenta_get_status(struct pcmcia_socket *sock, unsigned int *value)
212{
213 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
214 unsigned int val;
215 u32 state = cb_readl(socket, CB_SOCKET_STATE);
216
217 val = (state & CB_3VCARD) ? SS_3VCARD : 0;
218 val |= (state & CB_XVCARD) ? SS_XVCARD : 0;
fa912bcb
DR
219 val |= (state & (CB_5VCARD | CB_3VCARD | CB_XVCARD | CB_YVCARD)) ? 0 : SS_PENDING;
220 val |= (state & (CB_CDETECT1 | CB_CDETECT2)) ? SS_PENDING : 0;
221
1da177e4
LT
222
223 if (state & CB_CBCARD) {
dd797d81 224 val |= SS_CARDBUS;
1da177e4
LT
225 val |= (state & CB_CARDSTS) ? SS_STSCHG : 0;
226 val |= (state & (CB_CDETECT1 | CB_CDETECT2)) ? 0 : SS_DETECT;
227 val |= (state & CB_PWRCYCLE) ? SS_POWERON | SS_READY : 0;
fa912bcb 228 } else if (state & CB_16BITCARD) {
1da177e4
LT
229 u8 status = exca_readb(socket, I365_STATUS);
230 val |= ((status & I365_CS_DETECT) == I365_CS_DETECT) ? SS_DETECT : 0;
231 if (exca_readb(socket, I365_INTCTL) & I365_PC_IOCARD) {
232 val |= (status & I365_CS_STSCHG) ? 0 : SS_STSCHG;
233 } else {
234 val |= (status & I365_CS_BVD1) ? 0 : SS_BATDEAD;
235 val |= (status & I365_CS_BVD2) ? 0 : SS_BATWARN;
236 }
237 val |= (status & I365_CS_WRPROT) ? SS_WRPROT : 0;
238 val |= (status & I365_CS_READY) ? SS_READY : 0;
239 val |= (status & I365_CS_POWERON) ? SS_POWERON : 0;
240 }
241
242 *value = val;
243 return 0;
244}
245
1da177e4
LT
246static void yenta_set_power(struct yenta_socket *socket, socket_state_t *state)
247{
ea2f1590
DR
248 /* some birdges require to use the ExCA registers to power 16bit cards */
249 if (!(cb_readl(socket, CB_SOCKET_STATE) & CB_CBCARD) &&
250 (socket->flags & YENTA_16BIT_POWER_EXCA)) {
251 u8 reg, old;
252 reg = old = exca_readb(socket, I365_POWER);
253 reg &= ~(I365_VCC_MASK | I365_VPP1_MASK | I365_VPP2_MASK);
254
255 /* i82365SL-DF style */
256 if (socket->flags & YENTA_16BIT_POWER_DF) {
257 switch (state->Vcc) {
9fea84f4
DB
258 case 33:
259 reg |= I365_VCC_3V;
260 break;
261 case 50:
262 reg |= I365_VCC_5V;
263 break;
264 default:
265 reg = 0;
266 break;
ea2f1590
DR
267 }
268 switch (state->Vpp) {
269 case 33:
9fea84f4
DB
270 case 50:
271 reg |= I365_VPP1_5V;
272 break;
273 case 120:
274 reg |= I365_VPP1_12V;
275 break;
ea2f1590
DR
276 }
277 } else {
278 /* i82365SL-B style */
279 switch (state->Vcc) {
9fea84f4
DB
280 case 50:
281 reg |= I365_VCC_5V;
282 break;
283 default:
284 reg = 0;
285 break;
ea2f1590
DR
286 }
287 switch (state->Vpp) {
9fea84f4
DB
288 case 50:
289 reg |= I365_VPP1_5V | I365_VPP2_5V;
290 break;
291 case 120:
292 reg |= I365_VPP1_12V | I365_VPP2_12V;
293 break;
ea2f1590
DR
294 }
295 }
296
297 if (reg != old)
298 exca_writeb(socket, I365_POWER, reg);
299 } else {
300 u32 reg = 0; /* CB_SC_STPCLK? */
301 switch (state->Vcc) {
9fea84f4
DB
302 case 33:
303 reg = CB_SC_VCC_3V;
304 break;
305 case 50:
306 reg = CB_SC_VCC_5V;
307 break;
308 default:
309 reg = 0;
310 break;
ea2f1590
DR
311 }
312 switch (state->Vpp) {
9fea84f4
DB
313 case 33:
314 reg |= CB_SC_VPP_3V;
315 break;
316 case 50:
317 reg |= CB_SC_VPP_5V;
318 break;
319 case 120:
320 reg |= CB_SC_VPP_12V;
321 break;
ea2f1590
DR
322 }
323 if (reg != cb_readl(socket, CB_SOCKET_CONTROL))
324 cb_writel(socket, CB_SOCKET_CONTROL, reg);
1da177e4 325 }
1da177e4
LT
326}
327
328static int yenta_set_socket(struct pcmcia_socket *sock, socket_state_t *state)
329{
330 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
331 u16 bridge;
332
d250a481
DR
333 /* if powering down: do it immediately */
334 if (state->Vcc == 0)
335 yenta_set_power(socket, state);
336
1da177e4
LT
337 socket->io_irq = state->io_irq;
338 bridge = config_readw(socket, CB_BRIDGE_CONTROL) & ~(CB_BRIDGE_CRST | CB_BRIDGE_INTR);
339 if (cb_readl(socket, CB_SOCKET_STATE) & CB_CBCARD) {
340 u8 intr;
341 bridge |= (state->flags & SS_RESET) ? CB_BRIDGE_CRST : 0;
342
343 /* ISA interrupt control? */
344 intr = exca_readb(socket, I365_INTCTL);
345 intr = (intr & ~0xf);
ba8819e9
JK
346 if (!socket->dev->irq) {
347 intr |= socket->cb_irq ? socket->cb_irq : state->io_irq;
1da177e4
LT
348 bridge |= CB_BRIDGE_INTR;
349 }
350 exca_writeb(socket, I365_INTCTL, intr);
351 } else {
352 u8 reg;
353
354 reg = exca_readb(socket, I365_INTCTL) & (I365_RING_ENA | I365_INTR_ENA);
355 reg |= (state->flags & SS_RESET) ? 0 : I365_PC_RESET;
356 reg |= (state->flags & SS_IOCARD) ? I365_PC_IOCARD : 0;
ba8819e9 357 if (state->io_irq != socket->dev->irq) {
1da177e4
LT
358 reg |= state->io_irq;
359 bridge |= CB_BRIDGE_INTR;
360 }
361 exca_writeb(socket, I365_INTCTL, reg);
362
363 reg = exca_readb(socket, I365_POWER) & (I365_VCC_MASK|I365_VPP1_MASK);
364 reg |= I365_PWR_NORESET;
9fea84f4
DB
365 if (state->flags & SS_PWR_AUTO)
366 reg |= I365_PWR_AUTO;
367 if (state->flags & SS_OUTPUT_ENA)
368 reg |= I365_PWR_OUT;
1da177e4
LT
369 if (exca_readb(socket, I365_POWER) != reg)
370 exca_writeb(socket, I365_POWER, reg);
371
372 /* CSC interrupt: no ISA irq for CSC */
28ca8dd7
JK
373 reg = exca_readb(socket, I365_CSCINT);
374 reg &= I365_CSC_IRQ_MASK;
375 reg |= I365_CSC_DETECT;
1da177e4 376 if (state->flags & SS_IOCARD) {
9fea84f4
DB
377 if (state->csc_mask & SS_STSCHG)
378 reg |= I365_CSC_STSCHG;
1da177e4 379 } else {
9fea84f4
DB
380 if (state->csc_mask & SS_BATDEAD)
381 reg |= I365_CSC_BVD1;
382 if (state->csc_mask & SS_BATWARN)
383 reg |= I365_CSC_BVD2;
384 if (state->csc_mask & SS_READY)
385 reg |= I365_CSC_READY;
1da177e4
LT
386 }
387 exca_writeb(socket, I365_CSCINT, reg);
388 exca_readb(socket, I365_CSC);
9fea84f4 389 if (sock->zoom_video)
1da177e4
LT
390 sock->zoom_video(sock, state->flags & SS_ZVCARD);
391 }
392 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
393 /* Socket event mask: get card insert/remove events.. */
394 cb_writel(socket, CB_SOCKET_EVENT, -1);
395 cb_writel(socket, CB_SOCKET_MASK, CB_CDMASK);
d250a481
DR
396
397 /* if powering up: do it as the last step when the socket is configured */
398 if (state->Vcc != 0)
399 yenta_set_power(socket, state);
1da177e4
LT
400 return 0;
401}
402
403static int yenta_set_io_map(struct pcmcia_socket *sock, struct pccard_io_map *io)
404{
405 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
406 int map;
407 unsigned char ioctl, addr, enable;
408
409 map = io->map;
410
411 if (map > 1)
412 return -EINVAL;
413
414 enable = I365_ENA_IO(map);
415 addr = exca_readb(socket, I365_ADDRWIN);
416
417 /* Disable the window before changing it.. */
418 if (addr & enable) {
419 addr &= ~enable;
420 exca_writeb(socket, I365_ADDRWIN, addr);
421 }
422
423 exca_writew(socket, I365_IO(map)+I365_W_START, io->start);
424 exca_writew(socket, I365_IO(map)+I365_W_STOP, io->stop);
425
426 ioctl = exca_readb(socket, I365_IOCTL) & ~I365_IOCTL_MASK(map);
9fea84f4
DB
427 if (io->flags & MAP_0WS)
428 ioctl |= I365_IOCTL_0WS(map);
429 if (io->flags & MAP_16BIT)
430 ioctl |= I365_IOCTL_16BIT(map);
431 if (io->flags & MAP_AUTOSZ)
432 ioctl |= I365_IOCTL_IOCS16(map);
1da177e4
LT
433 exca_writeb(socket, I365_IOCTL, ioctl);
434
435 if (io->flags & MAP_ACTIVE)
436 exca_writeb(socket, I365_ADDRWIN, addr | enable);
437 return 0;
438}
439
440static int yenta_set_mem_map(struct pcmcia_socket *sock, struct pccard_mem_map *mem)
441{
442 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
443 struct pci_bus_region region;
444 int map;
445 unsigned char addr, enable;
446 unsigned int start, stop, card_start;
447 unsigned short word;
448
449 pcibios_resource_to_bus(socket->dev, &region, mem->res);
450
451 map = mem->map;
452 start = region.start;
453 stop = region.end;
454 card_start = mem->card_start;
455
456 if (map > 4 || start > stop || ((start ^ stop) >> 24) ||
457 (card_start >> 26) || mem->speed > 1000)
458 return -EINVAL;
459
460 enable = I365_ENA_MEM(map);
461 addr = exca_readb(socket, I365_ADDRWIN);
462 if (addr & enable) {
463 addr &= ~enable;
464 exca_writeb(socket, I365_ADDRWIN, addr);
465 }
466
467 exca_writeb(socket, CB_MEM_PAGE(map), start >> 24);
468
469 word = (start >> 12) & 0x0fff;
470 if (mem->flags & MAP_16BIT)
471 word |= I365_MEM_16BIT;
472 if (mem->flags & MAP_0WS)
473 word |= I365_MEM_0WS;
474 exca_writew(socket, I365_MEM(map) + I365_W_START, word);
475
476 word = (stop >> 12) & 0x0fff;
477 switch (to_cycles(mem->speed)) {
9fea84f4
DB
478 case 0:
479 break;
480 case 1:
481 word |= I365_MEM_WS0;
482 break;
483 case 2:
484 word |= I365_MEM_WS1;
485 break;
486 default:
487 word |= I365_MEM_WS1 | I365_MEM_WS0;
488 break;
1da177e4
LT
489 }
490 exca_writew(socket, I365_MEM(map) + I365_W_STOP, word);
491
492 word = ((card_start - start) >> 12) & 0x3fff;
493 if (mem->flags & MAP_WRPROT)
494 word |= I365_MEM_WRPROT;
495 if (mem->flags & MAP_ATTRIB)
496 word |= I365_MEM_REG;
497 exca_writew(socket, I365_MEM(map) + I365_W_OFF, word);
498
499 if (mem->flags & MAP_ACTIVE)
500 exca_writeb(socket, I365_ADDRWIN, addr | enable);
501 return 0;
502}
503
504
fa912bcb 505
7d12e780 506static irqreturn_t yenta_interrupt(int irq, void *dev_id)
1da177e4 507{
fa912bcb
DR
508 unsigned int events;
509 struct yenta_socket *socket = (struct yenta_socket *) dev_id;
1da177e4
LT
510 u8 csc;
511 u32 cb_event;
1da177e4
LT
512
513 /* Clear interrupt status for the event */
514 cb_event = cb_readl(socket, CB_SOCKET_EVENT);
515 cb_writel(socket, CB_SOCKET_EVENT, cb_event);
516
517 csc = exca_readb(socket, I365_CSC);
518
e4115805
DR
519 if (!(cb_event || csc))
520 return IRQ_NONE;
521
1da177e4
LT
522 events = (cb_event & (CB_CD1EVENT | CB_CD2EVENT)) ? SS_DETECT : 0 ;
523 events |= (csc & I365_CSC_DETECT) ? SS_DETECT : 0;
524 if (exca_readb(socket, I365_INTCTL) & I365_PC_IOCARD) {
525 events |= (csc & I365_CSC_STSCHG) ? SS_STSCHG : 0;
526 } else {
527 events |= (csc & I365_CSC_BVD1) ? SS_BATDEAD : 0;
528 events |= (csc & I365_CSC_BVD2) ? SS_BATWARN : 0;
529 events |= (csc & I365_CSC_READY) ? SS_READY : 0;
530 }
1da177e4 531
fa912bcb 532 if (events)
1da177e4 533 pcmcia_parse_events(&socket->socket, events);
fa912bcb 534
e4115805 535 return IRQ_HANDLED;
1da177e4
LT
536}
537
538static void yenta_interrupt_wrapper(unsigned long data)
539{
540 struct yenta_socket *socket = (struct yenta_socket *) data;
541
7d12e780 542 yenta_interrupt(0, (void *)socket);
1da177e4
LT
543 socket->poll_timer.expires = jiffies + HZ;
544 add_timer(&socket->poll_timer);
545}
546
547static void yenta_clear_maps(struct yenta_socket *socket)
548{
549 int i;
550 struct resource res = { .start = 0, .end = 0x0fff };
551 pccard_io_map io = { 0, 0, 0, 0, 1 };
552 pccard_mem_map mem = { .res = &res, };
553
554 yenta_set_socket(&socket->socket, &dead_socket);
555 for (i = 0; i < 2; i++) {
556 io.map = i;
557 yenta_set_io_map(&socket->socket, &io);
558 }
559 for (i = 0; i < 5; i++) {
560 mem.map = i;
561 yenta_set_mem_map(&socket->socket, &mem);
562 }
563}
564
fa912bcb
DR
565/* redoes voltage interrogation if required */
566static void yenta_interrogate(struct yenta_socket *socket)
567{
568 u32 state;
569
570 state = cb_readl(socket, CB_SOCKET_STATE);
571 if (!(state & (CB_5VCARD | CB_3VCARD | CB_XVCARD | CB_YVCARD)) ||
572 (state & (CB_CDETECT1 | CB_CDETECT2 | CB_NOTACARD | CB_BADVCCREQ)) ||
573 ((state & (CB_16BITCARD | CB_CBCARD)) == (CB_16BITCARD | CB_CBCARD)))
574 cb_writel(socket, CB_SOCKET_FORCE, CB_CVSTEST);
575}
576
1da177e4
LT
577/* Called at resume and initialization events */
578static int yenta_sock_init(struct pcmcia_socket *sock)
579{
580 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
1da177e4
LT
581
582 exca_writeb(socket, I365_GBLCTL, 0x00);
583 exca_writeb(socket, I365_GENCTL, 0x00);
584
585 /* Redo card voltage interrogation */
fa912bcb 586 yenta_interrogate(socket);
1da177e4
LT
587
588 yenta_clear_maps(socket);
589
590 if (socket->type && socket->type->sock_init)
591 socket->type->sock_init(socket);
592
593 /* Re-enable CSC interrupts */
594 cb_writel(socket, CB_SOCKET_MASK, CB_CDMASK);
595
596 return 0;
597}
598
599static int yenta_sock_suspend(struct pcmcia_socket *sock)
600{
601 struct yenta_socket *socket = container_of(sock, struct yenta_socket, socket);
602
603 /* Disable CSC interrupts */
604 cb_writel(socket, CB_SOCKET_MASK, 0x0);
605
606 return 0;
607}
608
609/*
610 * Use an adaptive allocation for the memory resource,
611 * sometimes the memory behind pci bridges is limited:
612 * 1/8 of the size of the io window of the parent.
eb0a90b4
DB
613 * max 4 MB, min 16 kB. We try very hard to not get below
614 * the "ACC" values, though.
1da177e4 615 */
9fea84f4
DB
616#define BRIDGE_MEM_MAX (4*1024*1024)
617#define BRIDGE_MEM_ACC (128*1024)
618#define BRIDGE_MEM_MIN (16*1024)
1da177e4 619
eb0a90b4
DB
620#define BRIDGE_IO_MAX 512
621#define BRIDGE_IO_ACC 256
1da177e4
LT
622#define BRIDGE_IO_MIN 32
623
624#ifndef PCIBIOS_MIN_CARDBUS_IO
625#define PCIBIOS_MIN_CARDBUS_IO PCIBIOS_MIN_IO
626#endif
627
eb0a90b4
DB
628static int yenta_search_one_res(struct resource *root, struct resource *res,
629 u32 min)
630{
631 u32 align, size, start, end;
632
633 if (res->flags & IORESOURCE_IO) {
634 align = 1024;
635 size = BRIDGE_IO_MAX;
636 start = PCIBIOS_MIN_CARDBUS_IO;
637 end = ~0U;
638 } else {
639 unsigned long avail = root->end - root->start;
640 int i;
641 size = BRIDGE_MEM_MAX;
642 if (size > avail/8) {
9fea84f4 643 size = (avail+1)/8;
eb0a90b4
DB
644 /* round size down to next power of 2 */
645 i = 0;
646 while ((size /= 2) != 0)
647 i++;
648 size = 1 << i;
649 }
650 if (size < min)
651 size = min;
652 align = size;
653 start = PCIBIOS_MIN_MEM;
654 end = ~0U;
655 }
656
657 do {
658 if (allocate_resource(root, res, size, start, end, align,
9fea84f4 659 NULL, NULL) == 0) {
eb0a90b4
DB
660 return 1;
661 }
662 size = size/2;
663 align = size;
664 } while (size >= min);
665
666 return 0;
667}
668
669
670static int yenta_search_res(struct yenta_socket *socket, struct resource *res,
671 u32 min)
672{
89a74ecc 673 struct resource *root;
eb0a90b4 674 int i;
89a74ecc
BH
675
676 pci_bus_for_each_resource(socket->dev->bus, root, i) {
eb0a90b4
DB
677 if (!root)
678 continue;
679
680 if ((res->flags ^ root->flags) &
681 (IORESOURCE_IO | IORESOURCE_MEM | IORESOURCE_PREFETCH))
682 continue; /* Wrong type */
683
684 if (yenta_search_one_res(root, res, min))
685 return 1;
686 }
687 return 0;
688}
689
b3743fa4 690static int yenta_allocate_res(struct yenta_socket *socket, int nr, unsigned type, int addr_start, int addr_end)
1da177e4 691{
852710d9
MW
692 struct pci_dev *dev = socket->dev;
693 struct resource *res;
43c34735 694 struct pci_bus_region region;
1da177e4
LT
695 unsigned mask;
696
852710d9 697 res = dev->resource + PCI_BRIDGE_RESOURCES + nr;
7925407a
IK
698 /* Already allocated? */
699 if (res->parent)
b3743fa4 700 return 0;
7925407a 701
1da177e4
LT
702 /* The granularity of the memory limit is 4kB, on IO it's 4 bytes */
703 mask = ~0xfff;
704 if (type & IORESOURCE_IO)
705 mask = ~3;
706
852710d9 707 res->name = dev->subordinate->name;
1da177e4 708 res->flags = type;
1da177e4 709
43c34735
DB
710 region.start = config_readl(socket, addr_start) & mask;
711 region.end = config_readl(socket, addr_end) | ~mask;
712 if (region.start && region.end > region.start && !override_bios) {
852710d9
MW
713 pcibios_bus_to_resource(dev, res, &region);
714 if (pci_claim_resource(dev, PCI_BRIDGE_RESOURCES + nr) == 0)
b3743fa4 715 return 0;
852710d9 716 dev_printk(KERN_INFO, &dev->dev,
dd797d81
DB
717 "Preassigned resource %d busy or not available, "
718 "reconfiguring...\n",
719 nr);
1da177e4
LT
720 }
721
722 if (type & IORESOURCE_IO) {
eb0a90b4
DB
723 if ((yenta_search_res(socket, res, BRIDGE_IO_MAX)) ||
724 (yenta_search_res(socket, res, BRIDGE_IO_ACC)) ||
b3743fa4
DB
725 (yenta_search_res(socket, res, BRIDGE_IO_MIN)))
726 return 1;
1da177e4 727 } else {
eb0a90b4
DB
728 if (type & IORESOURCE_PREFETCH) {
729 if ((yenta_search_res(socket, res, BRIDGE_MEM_MAX)) ||
730 (yenta_search_res(socket, res, BRIDGE_MEM_ACC)) ||
b3743fa4
DB
731 (yenta_search_res(socket, res, BRIDGE_MEM_MIN)))
732 return 1;
eb0a90b4
DB
733 /* Approximating prefetchable by non-prefetchable */
734 res->flags = IORESOURCE_MEM;
1da177e4 735 }
eb0a90b4
DB
736 if ((yenta_search_res(socket, res, BRIDGE_MEM_MAX)) ||
737 (yenta_search_res(socket, res, BRIDGE_MEM_ACC)) ||
b3743fa4
DB
738 (yenta_search_res(socket, res, BRIDGE_MEM_MIN)))
739 return 1;
eb0a90b4
DB
740 }
741
852710d9 742 dev_printk(KERN_INFO, &dev->dev,
dd797d81
DB
743 "no resource of type %x available, trying to continue...\n",
744 type);
eb0a90b4 745 res->start = res->end = res->flags = 0;
b3743fa4 746 return 0;
1da177e4
LT
747}
748
749/*
750 * Allocate the bridge mappings for the device..
751 */
752static void yenta_allocate_resources(struct yenta_socket *socket)
753{
b3743fa4
DB
754 int program = 0;
755 program += yenta_allocate_res(socket, 0, IORESOURCE_IO,
27879835 756 PCI_CB_IO_BASE_0, PCI_CB_IO_LIMIT_0);
b3743fa4 757 program += yenta_allocate_res(socket, 1, IORESOURCE_IO,
27879835 758 PCI_CB_IO_BASE_1, PCI_CB_IO_LIMIT_1);
b3743fa4 759 program += yenta_allocate_res(socket, 2, IORESOURCE_MEM|IORESOURCE_PREFETCH,
27879835 760 PCI_CB_MEMORY_BASE_0, PCI_CB_MEMORY_LIMIT_0);
b3743fa4 761 program += yenta_allocate_res(socket, 3, IORESOURCE_MEM,
27879835 762 PCI_CB_MEMORY_BASE_1, PCI_CB_MEMORY_LIMIT_1);
b3743fa4
DB
763 if (program)
764 pci_setup_cardbus(socket->dev->subordinate);
1da177e4
LT
765}
766
767
768/*
769 * Free the bridge mappings for the device..
770 */
771static void yenta_free_resources(struct yenta_socket *socket)
772{
773 int i;
9fea84f4 774 for (i = 0; i < 4; i++) {
1da177e4
LT
775 struct resource *res;
776 res = socket->dev->resource + PCI_BRIDGE_RESOURCES + i;
777 if (res->start != 0 && res->end != 0)
778 release_resource(res);
b3743fa4 779 res->start = res->end = res->flags = 0;
1da177e4
LT
780 }
781}
782
783
784/*
785 * Close it down - release our resources and go home..
786 */
734f3fa1 787static void __devexit yenta_close(struct pci_dev *dev)
1da177e4
LT
788{
789 struct yenta_socket *sock = pci_get_drvdata(dev);
790
030ee39c
LT
791 /* Remove the register attributes */
792 device_remove_file(&dev->dev, &dev_attr_yenta_registers);
793
1da177e4
LT
794 /* we don't want a dying socket registered */
795 pcmcia_unregister_socket(&sock->socket);
9fea84f4 796
1da177e4
LT
797 /* Disable all events so we don't die in an IRQ storm */
798 cb_writel(sock, CB_SOCKET_MASK, 0x0);
799 exca_writeb(sock, I365_CSCINT, 0);
800
801 if (sock->cb_irq)
802 free_irq(sock->cb_irq, sock);
803 else
804 del_timer_sync(&sock->poll_timer);
805
806 if (sock->base)
807 iounmap(sock->base);
808 yenta_free_resources(sock);
809
810 pci_release_regions(dev);
811 pci_disable_device(dev);
812 pci_set_drvdata(dev, NULL);
813}
814
815
816static struct pccard_operations yenta_socket_operations = {
817 .init = yenta_sock_init,
818 .suspend = yenta_sock_suspend,
819 .get_status = yenta_get_status,
1da177e4
LT
820 .set_socket = yenta_set_socket,
821 .set_io_map = yenta_set_io_map,
822 .set_mem_map = yenta_set_mem_map,
823};
824
825
63e7ebd0 826#ifdef CONFIG_YENTA_TI
1da177e4 827#include "ti113x.h"
63e7ebd0
DR
828#endif
829#ifdef CONFIG_YENTA_RICOH
1da177e4 830#include "ricoh.h"
63e7ebd0
DR
831#endif
832#ifdef CONFIG_YENTA_TOSHIBA
1da177e4 833#include "topic.h"
63e7ebd0
DR
834#endif
835#ifdef CONFIG_YENTA_O2
1da177e4 836#include "o2micro.h"
63e7ebd0 837#endif
1da177e4
LT
838
839enum {
840 CARDBUS_TYPE_DEFAULT = -1,
841 CARDBUS_TYPE_TI,
842 CARDBUS_TYPE_TI113X,
843 CARDBUS_TYPE_TI12XX,
844 CARDBUS_TYPE_TI1250,
845 CARDBUS_TYPE_RICOH,
ea2f1590 846 CARDBUS_TYPE_TOPIC95,
1da177e4
LT
847 CARDBUS_TYPE_TOPIC97,
848 CARDBUS_TYPE_O2MICRO,
8c3520d4 849 CARDBUS_TYPE_ENE,
1da177e4
LT
850};
851
852/*
853 * Different cardbus controllers have slightly different
854 * initialization sequences etc details. List them here..
855 */
856static struct cardbus_type cardbus_type[] = {
63e7ebd0 857#ifdef CONFIG_YENTA_TI
1da177e4
LT
858 [CARDBUS_TYPE_TI] = {
859 .override = ti_override,
860 .save_state = ti_save_state,
861 .restore_state = ti_restore_state,
862 .sock_init = ti_init,
863 },
864 [CARDBUS_TYPE_TI113X] = {
865 .override = ti113x_override,
866 .save_state = ti_save_state,
867 .restore_state = ti_restore_state,
868 .sock_init = ti_init,
869 },
870 [CARDBUS_TYPE_TI12XX] = {
871 .override = ti12xx_override,
872 .save_state = ti_save_state,
873 .restore_state = ti_restore_state,
874 .sock_init = ti_init,
875 },
876 [CARDBUS_TYPE_TI1250] = {
877 .override = ti1250_override,
878 .save_state = ti_save_state,
879 .restore_state = ti_restore_state,
880 .sock_init = ti_init,
881 },
63e7ebd0
DR
882#endif
883#ifdef CONFIG_YENTA_RICOH
1da177e4
LT
884 [CARDBUS_TYPE_RICOH] = {
885 .override = ricoh_override,
886 .save_state = ricoh_save_state,
887 .restore_state = ricoh_restore_state,
888 },
63e7ebd0
DR
889#endif
890#ifdef CONFIG_YENTA_TOSHIBA
ea2f1590
DR
891 [CARDBUS_TYPE_TOPIC95] = {
892 .override = topic95_override,
893 },
1da177e4
LT
894 [CARDBUS_TYPE_TOPIC97] = {
895 .override = topic97_override,
896 },
63e7ebd0
DR
897#endif
898#ifdef CONFIG_YENTA_O2
1da177e4
LT
899 [CARDBUS_TYPE_O2MICRO] = {
900 .override = o2micro_override,
901 .restore_state = o2micro_restore_state,
902 },
63e7ebd0
DR
903#endif
904#ifdef CONFIG_YENTA_TI
8c3520d4
DR
905 [CARDBUS_TYPE_ENE] = {
906 .override = ene_override,
907 .save_state = ti_save_state,
908 .restore_state = ti_restore_state,
909 .sock_init = ti_init,
910 },
63e7ebd0 911#endif
1da177e4
LT
912};
913
914
1da177e4
LT
915static unsigned int yenta_probe_irq(struct yenta_socket *socket, u32 isa_irq_mask)
916{
917 int i;
918 unsigned long val;
1da177e4 919 u32 mask;
28ca8dd7 920 u8 reg;
1da177e4 921
1da177e4
LT
922 /*
923 * Probe for usable interrupts using the force
924 * register to generate bogus card status events.
925 */
926 cb_writel(socket, CB_SOCKET_EVENT, -1);
927 cb_writel(socket, CB_SOCKET_MASK, CB_CSTSMASK);
28ca8dd7 928 reg = exca_readb(socket, I365_CSCINT);
1da177e4
LT
929 exca_writeb(socket, I365_CSCINT, 0);
930 val = probe_irq_on() & isa_irq_mask;
931 for (i = 1; i < 16; i++) {
932 if (!((val >> i) & 1))
933 continue;
934 exca_writeb(socket, I365_CSCINT, I365_CSC_STSCHG | (i << 4));
935 cb_writel(socket, CB_SOCKET_FORCE, CB_FCARDSTS);
936 udelay(100);
937 cb_writel(socket, CB_SOCKET_EVENT, -1);
938 }
939 cb_writel(socket, CB_SOCKET_MASK, 0);
28ca8dd7 940 exca_writeb(socket, I365_CSCINT, reg);
1da177e4
LT
941
942 mask = probe_irq_mask(val) & 0xffff;
943
1da177e4
LT
944 return mask;
945}
946
947
78187865 948/*
63e7ebd0
DR
949 * yenta PCI irq probing.
950 * currently only used in the TI/EnE initialization code
951 */
952#ifdef CONFIG_YENTA_TI
953
1da177e4 954/* interrupt handler, only used during probing */
7d12e780 955static irqreturn_t yenta_probe_handler(int irq, void *dev_id)
1da177e4
LT
956{
957 struct yenta_socket *socket = (struct yenta_socket *) dev_id;
958 u8 csc;
9fea84f4 959 u32 cb_event;
1da177e4
LT
960
961 /* Clear interrupt status for the event */
962 cb_event = cb_readl(socket, CB_SOCKET_EVENT);
963 cb_writel(socket, CB_SOCKET_EVENT, -1);
964 csc = exca_readb(socket, I365_CSC);
965
966 if (cb_event || csc) {
967 socket->probe_status = 1;
968 return IRQ_HANDLED;
969 }
970
971 return IRQ_NONE;
972}
973
974/* probes the PCI interrupt, use only on override functions */
975static int yenta_probe_cb_irq(struct yenta_socket *socket)
976{
28ca8dd7
JK
977 u8 reg;
978
1da177e4
LT
979 if (!socket->cb_irq)
980 return -1;
981
982 socket->probe_status = 0;
983
dace1453 984 if (request_irq(socket->cb_irq, yenta_probe_handler, IRQF_SHARED, "yenta", socket)) {
dd797d81
DB
985 dev_printk(KERN_WARNING, &socket->dev->dev,
986 "request_irq() in yenta_probe_cb_irq() failed!\n");
1da177e4
LT
987 return -1;
988 }
989
990 /* generate interrupt, wait */
28ca8dd7
JK
991 reg = exca_readb(socket, I365_CSCINT);
992 exca_writeb(socket, I365_CSCINT, reg | I365_CSC_STSCHG);
1da177e4
LT
993 cb_writel(socket, CB_SOCKET_EVENT, -1);
994 cb_writel(socket, CB_SOCKET_MASK, CB_CSTSMASK);
995 cb_writel(socket, CB_SOCKET_FORCE, CB_FCARDSTS);
a413c090 996
1da177e4
LT
997 msleep(100);
998
999 /* disable interrupts */
1000 cb_writel(socket, CB_SOCKET_MASK, 0);
28ca8dd7 1001 exca_writeb(socket, I365_CSCINT, reg);
1da177e4
LT
1002 cb_writel(socket, CB_SOCKET_EVENT, -1);
1003 exca_readb(socket, I365_CSC);
1004
1005 free_irq(socket->cb_irq, socket);
1006
1007 return (int) socket->probe_status;
1008}
1009
63e7ebd0 1010#endif /* CONFIG_YENTA_TI */
1da177e4
LT
1011
1012
1013/*
1014 * Set static data that doesn't need re-initializing..
1015 */
1016static void yenta_get_socket_capabilities(struct yenta_socket *socket, u32 isa_irq_mask)
1017{
1da177e4 1018 socket->socket.pci_irq = socket->cb_irq;
fa912bcb
DR
1019 if (isa_probe)
1020 socket->socket.irq_mask = yenta_probe_irq(socket, isa_irq_mask);
1021 else
1022 socket->socket.irq_mask = 0;
1da177e4 1023
dd797d81
DB
1024 dev_printk(KERN_INFO, &socket->dev->dev,
1025 "ISA IRQ mask 0x%04x, PCI irq %d\n",
1026 socket->socket.irq_mask, socket->cb_irq);
1da177e4
LT
1027}
1028
1029/*
1030 * Initialize the standard cardbus registers
1031 */
1032static void yenta_config_init(struct yenta_socket *socket)
1033{
1034 u16 bridge;
1035 struct pci_dev *dev = socket->dev;
8e5d17eb 1036 struct pci_bus_region region;
1da177e4 1037
8e5d17eb 1038 pcibios_resource_to_bus(socket->dev, &region, &dev->resource[0]);
1da177e4
LT
1039
1040 config_writel(socket, CB_LEGACY_MODE_BASE, 0);
8e5d17eb 1041 config_writel(socket, PCI_BASE_ADDRESS_0, region.start);
1da177e4
LT
1042 config_writew(socket, PCI_COMMAND,
1043 PCI_COMMAND_IO |
1044 PCI_COMMAND_MEMORY |
1045 PCI_COMMAND_MASTER |
1046 PCI_COMMAND_WAIT);
1047
1048 /* MAGIC NUMBERS! Fixme */
1049 config_writeb(socket, PCI_CACHE_LINE_SIZE, L1_CACHE_BYTES / 4);
1050 config_writeb(socket, PCI_LATENCY_TIMER, 168);
1051 config_writel(socket, PCI_PRIMARY_BUS,
1052 (176 << 24) | /* sec. latency timer */
1053 (dev->subordinate->subordinate << 16) | /* subordinate bus */
1054 (dev->subordinate->secondary << 8) | /* secondary bus */
1055 dev->subordinate->primary); /* primary bus */
1056
1057 /*
1058 * Set up the bridging state:
1059 * - enable write posting.
1060 * - memory window 0 prefetchable, window 1 non-prefetchable
1061 * - PCI interrupts enabled if a PCI interrupt exists..
1062 */
1063 bridge = config_readw(socket, CB_BRIDGE_CONTROL);
a413c090
DR
1064 bridge &= ~(CB_BRIDGE_CRST | CB_BRIDGE_PREFETCH1 | CB_BRIDGE_ISAEN | CB_BRIDGE_VGAEN);
1065 bridge |= CB_BRIDGE_PREFETCH0 | CB_BRIDGE_POSTEN;
1da177e4
LT
1066 config_writew(socket, CB_BRIDGE_CONTROL, bridge);
1067}
1068
b435261b 1069/**
66005216 1070 * yenta_fixup_parent_bridge - Fix subordinate bus# of the parent bridge
b435261b
BK
1071 * @cardbus_bridge: The PCI bus which the CardBus bridge bridges to
1072 *
1073 * Checks if devices on the bus which the CardBus bridge bridges to would be
1074 * invisible during PCI scans because of a misconfigured subordinate number
1075 * of the parent brige - some BIOSes seem to be too lazy to set it right.
1076 * Does the fixup carefully by checking how far it can go without conflicts.
78187865 1077 * See http\://bugzilla.kernel.org/show_bug.cgi?id=2944 for more information.
b435261b
BK
1078 */
1079static void yenta_fixup_parent_bridge(struct pci_bus *cardbus_bridge)
1080{
1081 struct list_head *tmp;
1082 unsigned char upper_limit;
9fea84f4 1083 /*
b435261b
BK
1084 * We only check and fix the parent bridge: All systems which need
1085 * this fixup that have been reviewed are laptops and the only bridge
1086 * which needed fixing was the parent bridge of the CardBus bridge:
1087 */
1088 struct pci_bus *bridge_to_fix = cardbus_bridge->parent;
1089
1090 /* Check bus numbers are already set up correctly: */
1091 if (bridge_to_fix->subordinate >= cardbus_bridge->subordinate)
1092 return; /* The subordinate number is ok, nothing to do */
1093
1094 if (!bridge_to_fix->parent)
1095 return; /* Root bridges are ok */
1096
1097 /* stay within the limits of the bus range of the parent: */
1098 upper_limit = bridge_to_fix->parent->subordinate;
1099
1100 /* check the bus ranges of all silbling bridges to prevent overlap */
1101 list_for_each(tmp, &bridge_to_fix->parent->children) {
9fea84f4 1102 struct pci_bus *silbling = pci_bus_b(tmp);
b435261b
BK
1103 /*
1104 * If the silbling has a higher secondary bus number
1105 * and it's secondary is equal or smaller than our
1106 * current upper limit, set the new upper limit to
1107 * the bus number below the silbling's range:
1108 */
1109 if (silbling->secondary > bridge_to_fix->subordinate
1110 && silbling->secondary <= upper_limit)
1111 upper_limit = silbling->secondary - 1;
1112 }
1113
1114 /* Show that the wanted subordinate number is not possible: */
1115 if (cardbus_bridge->subordinate > upper_limit)
dd797d81
DB
1116 dev_printk(KERN_WARNING, &cardbus_bridge->dev,
1117 "Upper limit for fixing this "
1118 "bridge's parent bridge: #%02x\n", upper_limit);
b435261b
BK
1119
1120 /* If we have room to increase the bridge's subordinate number, */
1121 if (bridge_to_fix->subordinate < upper_limit) {
1122
1123 /* use the highest number of the hidden bus, within limits */
1124 unsigned char subordinate_to_assign =
1125 min(cardbus_bridge->subordinate, upper_limit);
1126
dd797d81
DB
1127 dev_printk(KERN_INFO, &bridge_to_fix->dev,
1128 "Raising subordinate bus# of parent "
1129 "bus (#%02x) from #%02x to #%02x\n",
1130 bridge_to_fix->number,
1131 bridge_to_fix->subordinate, subordinate_to_assign);
b435261b
BK
1132
1133 /* Save the new subordinate in the bus struct of the bridge */
1134 bridge_to_fix->subordinate = subordinate_to_assign;
1135
1136 /* and update the PCI config space with the new subordinate */
1137 pci_write_config_byte(bridge_to_fix->self,
1138 PCI_SUBORDINATE_BUS, bridge_to_fix->subordinate);
1139 }
1140}
1141
1da177e4
LT
1142/*
1143 * Initialize a cardbus controller. Make sure we have a usable
1144 * interrupt, and that we can map the cardbus area. Fill in the
1145 * socket information structure..
1146 */
9fea84f4 1147static int __devinit yenta_probe(struct pci_dev *dev, const struct pci_device_id *id)
1da177e4
LT
1148{
1149 struct yenta_socket *socket;
1150 int ret;
c7fb0b35
IK
1151
1152 /*
1153 * If we failed to assign proper bus numbers for this cardbus
1154 * controller during PCI probe, its subordinate pci_bus is NULL.
1155 * Bail out if so.
1156 */
1157 if (!dev->subordinate) {
dd797d81
DB
1158 dev_printk(KERN_ERR, &dev->dev, "no bus associated! "
1159 "(try 'pci=assign-busses')\n");
c7fb0b35
IK
1160 return -ENODEV;
1161 }
1162
8084b372 1163 socket = kzalloc(sizeof(struct yenta_socket), GFP_KERNEL);
1da177e4
LT
1164 if (!socket)
1165 return -ENOMEM;
1da177e4
LT
1166
1167 /* prepare pcmcia_socket */
1168 socket->socket.ops = &yenta_socket_operations;
1169 socket->socket.resource_ops = &pccard_nonstatic_ops;
87373318 1170 socket->socket.dev.parent = &dev->dev;
1da177e4
LT
1171 socket->socket.driver_data = socket;
1172 socket->socket.owner = THIS_MODULE;
5bc6b68a
RK
1173 socket->socket.features = SS_CAP_PAGE_REGS | SS_CAP_PCCARD;
1174 socket->socket.map_size = 0x1000;
1175 socket->socket.cb_dev = dev;
1da177e4
LT
1176
1177 /* prepare struct yenta_socket */
1178 socket->dev = dev;
1179 pci_set_drvdata(dev, socket);
1180
1181 /*
1182 * Do some basic sanity checking..
1183 */
1184 if (pci_enable_device(dev)) {
1185 ret = -EBUSY;
1186 goto free;
1187 }
1188
1189 ret = pci_request_regions(dev, "yenta_socket");
1190 if (ret)
1191 goto disable;
1192
1193 if (!pci_resource_start(dev, 0)) {
dd797d81 1194 dev_printk(KERN_ERR, &dev->dev, "No cardbus resource!\n");
1da177e4
LT
1195 ret = -ENODEV;
1196 goto release;
1197 }
1198
1199 /*
1200 * Ok, start setup.. Map the cardbus registers,
1201 * and request the IRQ.
1202 */
1203 socket->base = ioremap(pci_resource_start(dev, 0), 0x1000);
1204 if (!socket->base) {
1205 ret = -ENOMEM;
1206 goto release;
1207 }
1208
1209 /*
1210 * report the subsystem vendor and device for help debugging
1211 * the irq stuff...
1212 */
dd797d81
DB
1213 dev_printk(KERN_INFO, &dev->dev, "CardBus bridge found [%04x:%04x]\n",
1214 dev->subsystem_vendor, dev->subsystem_device);
1da177e4
LT
1215
1216 yenta_config_init(socket);
1217
1218 /* Disable all events */
1219 cb_writel(socket, CB_SOCKET_MASK, 0x0);
1220
1221 /* Set up the bridge regions.. */
1222 yenta_allocate_resources(socket);
1223
1224 socket->cb_irq = dev->irq;
1225
1226 /* Do we have special options for the device? */
1227 if (id->driver_data != CARDBUS_TYPE_DEFAULT &&
1228 id->driver_data < ARRAY_SIZE(cardbus_type)) {
1229 socket->type = &cardbus_type[id->driver_data];
1230
1231 ret = socket->type->override(socket);
1232 if (ret < 0)
1233 goto unmap;
1234 }
1235
1236 /* We must finish initialization here */
1237
dace1453 1238 if (!socket->cb_irq || request_irq(socket->cb_irq, yenta_interrupt, IRQF_SHARED, "yenta", socket)) {
1da177e4
LT
1239 /* No IRQ or request_irq failed. Poll */
1240 socket->cb_irq = 0; /* But zero is a valid IRQ number. */
1241 init_timer(&socket->poll_timer);
1242 socket->poll_timer.function = yenta_interrupt_wrapper;
1243 socket->poll_timer.data = (unsigned long)socket;
1244 socket->poll_timer.expires = jiffies + HZ;
1245 add_timer(&socket->poll_timer);
dd797d81
DB
1246 dev_printk(KERN_INFO, &dev->dev,
1247 "no PCI IRQ, CardBus support disabled for this "
1248 "socket.\n");
1249 dev_printk(KERN_INFO, &dev->dev,
1250 "check your BIOS CardBus, BIOS IRQ or ACPI "
1251 "settings.\n");
5bc6b68a
RK
1252 } else {
1253 socket->socket.features |= SS_CAP_CARDBUS;
1da177e4
LT
1254 }
1255
1256 /* Figure out what the dang thing can do for the PCMCIA layer... */
fa912bcb 1257 yenta_interrogate(socket);
1da177e4 1258 yenta_get_socket_capabilities(socket, isa_interrupts);
dd797d81
DB
1259 dev_printk(KERN_INFO, &dev->dev,
1260 "Socket status: %08x\n", cb_readl(socket, CB_SOCKET_STATE));
1da177e4 1261
b435261b
BK
1262 yenta_fixup_parent_bridge(dev->subordinate);
1263
1da177e4
LT
1264 /* Register it with the pcmcia layer.. */
1265 ret = pcmcia_register_socket(&socket->socket);
030ee39c
LT
1266 if (ret == 0) {
1267 /* Add the yenta register attributes */
4deb7c1e
JG
1268 ret = device_create_file(&dev->dev, &dev_attr_yenta_registers);
1269 if (ret == 0)
1270 goto out;
1271
1272 /* error path... */
1273 pcmcia_unregister_socket(&socket->socket);
030ee39c 1274 }
1da177e4
LT
1275
1276 unmap:
1277 iounmap(socket->base);
1278 release:
1279 pci_release_regions(dev);
1280 disable:
1281 pci_disable_device(dev);
1282 free:
1283 kfree(socket);
1284 out:
1285 return ret;
1286}
1287
f237de58 1288#ifdef CONFIG_PM
0c570cde 1289static int yenta_dev_suspend_noirq(struct device *dev)
1da177e4 1290{
0c570cde
RW
1291 struct pci_dev *pdev = to_pci_dev(dev);
1292 struct yenta_socket *socket = pci_get_drvdata(pdev);
1da177e4 1293
0c570cde 1294 if (!socket)
d7646f76 1295 return 0;
1da177e4 1296
0c570cde
RW
1297 if (socket->type && socket->type->save_state)
1298 socket->type->save_state(socket);
1da177e4 1299
0c570cde
RW
1300 pci_save_state(pdev);
1301 pci_read_config_dword(pdev, 16*4, &socket->saved_state[0]);
1302 pci_read_config_dword(pdev, 17*4, &socket->saved_state[1]);
1303 pci_disable_device(pdev);
1304
1305 /*
1306 * Some laptops (IBM T22) do not like us putting the Cardbus
1307 * bridge into D3. At a guess, some other laptop will
1308 * probably require this, so leave it commented out for now.
1309 */
1310 /* pci_set_power_state(dev, 3); */
1da177e4 1311
d7646f76 1312 return 0;
1da177e4
LT
1313}
1314
0c570cde 1315static int yenta_dev_resume_noirq(struct device *dev)
1da177e4 1316{
0c570cde
RW
1317 struct pci_dev *pdev = to_pci_dev(dev);
1318 struct yenta_socket *socket = pci_get_drvdata(pdev);
1319 int ret;
1da177e4 1320
0c570cde
RW
1321 if (!socket)
1322 return 0;
4deb7c1e 1323
0c570cde
RW
1324 pci_write_config_dword(pdev, 16*4, socket->saved_state[0]);
1325 pci_write_config_dword(pdev, 17*4, socket->saved_state[1]);
4deb7c1e 1326
0c570cde
RW
1327 ret = pci_enable_device(pdev);
1328 if (ret)
1329 return ret;
4deb7c1e 1330
0c570cde 1331 pci_set_master(pdev);
1da177e4 1332
0c570cde
RW
1333 if (socket->type && socket->type->restore_state)
1334 socket->type->restore_state(socket);
1da177e4 1335
9905d1b4 1336 return 0;
1da177e4 1337}
0c570cde 1338
47145210 1339static const struct dev_pm_ops yenta_pm_ops = {
0c570cde
RW
1340 .suspend_noirq = yenta_dev_suspend_noirq,
1341 .resume_noirq = yenta_dev_resume_noirq,
1342 .freeze_noirq = yenta_dev_suspend_noirq,
1343 .thaw_noirq = yenta_dev_resume_noirq,
1344 .poweroff_noirq = yenta_dev_suspend_noirq,
1345 .restore_noirq = yenta_dev_resume_noirq,
1346};
1347
1348#define YENTA_PM_OPS (&yenta_pm_ops)
1349#else
1350#define YENTA_PM_OPS NULL
f237de58 1351#endif
1da177e4 1352
9fea84f4 1353#define CB_ID(vend, dev, type) \
1da177e4
LT
1354 { \
1355 .vendor = vend, \
1356 .device = dev, \
1357 .subvendor = PCI_ANY_ID, \
1358 .subdevice = PCI_ANY_ID, \
1359 .class = PCI_CLASS_BRIDGE_CARDBUS << 8, \
1360 .class_mask = ~0, \
1361 .driver_data = CARDBUS_TYPE_##type, \
1362 }
1363
9fea84f4 1364static struct pci_device_id yenta_table[] = {
1da177e4
LT
1365 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1031, TI),
1366
1367 /*
1368 * TBD: Check if these TI variants can use more
1369 * advanced overrides instead. (I can't get the
1370 * data sheets for these devices. --rmk)
1371 */
63e7ebd0 1372#ifdef CONFIG_YENTA_TI
1da177e4
LT
1373 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1210, TI),
1374
1375 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1130, TI113X),
1376 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1131, TI113X),
1377
1378 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1211, TI12XX),
1379 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1220, TI12XX),
1380 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1221, TI12XX),
1381 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1225, TI12XX),
1382 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1251A, TI12XX),
1383 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1251B, TI12XX),
1384 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1420, TI12XX),
1385 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1450, TI12XX),
1386 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1451A, TI12XX),
1387 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1510, TI12XX),
1388 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1520, TI12XX),
1389 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1620, TI12XX),
1390 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4410, TI12XX),
1391 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4450, TI12XX),
1392 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4451, TI12XX),
1393 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4510, TI12XX),
1394 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_4520, TI12XX),
1395
1396 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1250, TI1250),
1397 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_1410, TI1250),
1398
6c1a10db
DR
1399 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_XX21_XX11, TI12XX),
1400 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X515, TI12XX),
59e35ba1 1401 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_XX12, TI12XX),
6c1a10db
DR
1402 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X420, TI12XX),
1403 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_X620, TI12XX),
1404 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7410, TI12XX),
1405 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7510, TI12XX),
1406 CB_ID(PCI_VENDOR_ID_TI, PCI_DEVICE_ID_TI_7610, TI12XX),
1407
f3d4ae43
MP
1408 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_710, ENE),
1409 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_712, ENE),
1410 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_720, ENE),
1411 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_722, ENE),
8c3520d4
DR
1412 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1211, ENE),
1413 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1225, ENE),
1414 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1410, ENE),
1415 CB_ID(PCI_VENDOR_ID_ENE, PCI_DEVICE_ID_ENE_1420, ENE),
63e7ebd0 1416#endif /* CONFIG_YENTA_TI */
1da177e4 1417
63e7ebd0 1418#ifdef CONFIG_YENTA_RICOH
1da177e4
LT
1419 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C465, RICOH),
1420 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C466, RICOH),
1421 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C475, RICOH),
1422 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C476, RICOH),
1423 CB_ID(PCI_VENDOR_ID_RICOH, PCI_DEVICE_ID_RICOH_RL5C478, RICOH),
63e7ebd0 1424#endif
1da177e4 1425
63e7ebd0 1426#ifdef CONFIG_YENTA_TOSHIBA
ea2f1590 1427 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC95, TOPIC95),
1da177e4
LT
1428 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC97, TOPIC97),
1429 CB_ID(PCI_VENDOR_ID_TOSHIBA, PCI_DEVICE_ID_TOSHIBA_TOPIC100, TOPIC97),
63e7ebd0 1430#endif
1da177e4 1431
63e7ebd0 1432#ifdef CONFIG_YENTA_O2
1da177e4 1433 CB_ID(PCI_VENDOR_ID_O2, PCI_ANY_ID, O2MICRO),
63e7ebd0 1434#endif
1da177e4
LT
1435
1436 /* match any cardbus bridge */
1437 CB_ID(PCI_ANY_ID, PCI_ANY_ID, DEFAULT),
1438 { /* all zeroes */ }
1439};
1440MODULE_DEVICE_TABLE(pci, yenta_table);
1441
1442
1443static struct pci_driver yenta_cardbus_driver = {
1444 .name = "yenta_cardbus",
1445 .id_table = yenta_table,
1446 .probe = yenta_probe,
1447 .remove = __devexit_p(yenta_close),
0c570cde 1448 .driver.pm = YENTA_PM_OPS,
1da177e4
LT
1449};
1450
1451
1452static int __init yenta_socket_init(void)
1453{
9fea84f4 1454 return pci_register_driver(&yenta_cardbus_driver);
1da177e4
LT
1455}
1456
1457
9fea84f4 1458static void __exit yenta_socket_exit(void)
1da177e4 1459{
9fea84f4 1460 pci_unregister_driver(&yenta_cardbus_driver);
1da177e4
LT
1461}
1462
1463
1464module_init(yenta_socket_init);
1465module_exit(yenta_socket_exit);
1466
1467MODULE_LICENSE("GPL");