projects / linux-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
mlx4_core: Pass cache line size to device FW
[linux-block.git] / drivers / net / sky2.c
CommitLineData
cd28ab6a
SH		 1/*
2 * New driver for Marvell Yukon 2 chipset.
3 * Based on earlier sk98lin, and skge driver.
4 *
5 * This driver intentionally does not support all the features
6 * of the original driver such as link fail-over and link management because
7 * those should be done at higher levels.
8 *
9 * Copyright (C) 2005 Stephen Hemminger <shemminger@osdl.org>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
798b6b19 13 * the Free Software Foundation; either version 2 of the License.
cd28ab6a
SH		 14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
793b883e 17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
cd28ab6a
SH		 18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
23 */
24
793b883e 25#include <linux/crc32.h>
cd28ab6a 26#include <linux/kernel.h>
cd28ab6a
SH		 27#include <linux/module.h>
28#include <linux/netdevice.h>
d0bbccfa 29#include <linux/dma-mapping.h>
cd28ab6a
SH		 30#include <linux/etherdevice.h>
31#include <linux/ethtool.h>
32#include <linux/pci.h>
33#include <linux/ip.h>
c9bdd4b5 34#include <net/ip.h>
cd28ab6a
SH		 35#include <linux/tcp.h>
36#include <linux/in.h>
37#include <linux/delay.h>
91c86df5 38#include <linux/workqueue.h>
d1f13708 39#include <linux/if_vlan.h>
d70cd51a 40#include <linux/prefetch.h>
3cf26753 41#include <linux/debugfs.h>
ef743d33 42#include <linux/mii.h>
cd28ab6a
SH		 43
44#include <asm/irq.h>
45
d1f13708 46#if defined(CONFIG_VLAN_8021Q) || defined(CONFIG_VLAN_8021Q_MODULE)
47#define SKY2_VLAN_TAG_USED 1
48#endif
49
cd28ab6a
SH		 50#include "sky2.h"
51
52#define DRV_NAME "sky2"
e4f1482e 53#define DRV_VERSION "1.23"
cd28ab6a
SH		 54#define PFX DRV_NAME " "
55
56/*
57 * The Yukon II chipset takes 64 bit command blocks (called list elements)
58 * that are organized into three (receive, transmit, status) different rings
14d0263f 59 * similar to Tigon3.
cd28ab6a
SH		 60 */
61
14d0263f 62#define RX_LE_SIZE 1024
cd28ab6a 63#define RX_LE_BYTES (RX_LE_SIZE*sizeof(struct sky2_rx_le))
14d0263f 64#define RX_MAX_PENDING (RX_LE_SIZE/6 - 2)
13210ce5 65#define RX_DEF_PENDING RX_MAX_PENDING
793b883e
SH		 66
67#define TX_RING_SIZE 512
e9c1be80 68#define TX_DEF_PENDING 128
b19666d9 69#define MAX_SKB_TX_LE (4 + (sizeof(dma_addr_t)/sizeof(u32))*MAX_SKB_FRAGS)
e9c1be80 70#define TX_MIN_PENDING (MAX_SKB_TX_LE+1)
cd28ab6a 71
793b883e 72#define STATUS_RING_SIZE 2048 /* 2 ports * (TX + 2*RX) */
cd28ab6a 73#define STATUS_LE_BYTES (STATUS_RING_SIZE*sizeof(struct sky2_status_le))
cd28ab6a
SH		 74#define TX_WATCHDOG (5 * HZ)
75#define NAPI_WEIGHT 64
76#define PHY_RETRIES 1000
77
f4331a6d
SH		 78#define SKY2_EEPROM_MAGIC 0x9955aabb
79
80
cb5d9547
SH		 81#define RING_NEXT(x,s) (((x)+1) & ((s)-1))
82
cd28ab6a 83static const u32 default_msg =
793b883e
SH		 84 NETIF_MSG_DRV | NETIF_MSG_PROBE | NETIF_MSG_LINK
85 | NETIF_MSG_TIMER | NETIF_MSG_TX_ERR | NETIF_MSG_RX_ERR
3be92a70 86 | NETIF_MSG_IFUP | NETIF_MSG_IFDOWN;
cd28ab6a 87
793b883e 88static int debug = -1; /* defaults above */
cd28ab6a
SH		 89module_param(debug, int, 0);
90MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
91
14d0263f 92static int copybreak __read_mostly = 128;
bdb5c58e
SH		 93module_param(copybreak, int, 0);
94MODULE_PARM_DESC(copybreak, "Receive copy threshold");
95
fb2690a9
SH		 96static int disable_msi = 0;
97module_param(disable_msi, int, 0);
98MODULE_PARM_DESC(disable_msi, "Disable Message Signaled Interrupt (MSI)");
99
e6cac9ba 100static DEFINE_PCI_DEVICE_TABLE(sky2_id_table) = {
e5b74c7d
SH		 101 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9000) }, /* SK-9Sxx */
102 { PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, 0x9E00) }, /* SK-9Exx */
2d2a3871 103 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4b00) }, /* DGE-560T */
2f4a66ad 104 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4001) }, /* DGE-550SX */
508f89e7 105 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B02) }, /* DGE-560SX */
f1a0b6f5 106 { PCI_DEVICE(PCI_VENDOR_ID_DLINK, 0x4B03) }, /* DGE-550T */
e5b74c7d
SH		 107 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4340) }, /* 88E8021 */
108 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4341) }, /* 88E8022 */
109 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4342) }, /* 88E8061 */
110 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4343) }, /* 88E8062 */
111 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4344) }, /* 88E8021 */
112 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4345) }, /* 88E8022 */
113 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4346) }, /* 88E8061 */
114 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4347) }, /* 88E8062 */
115 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4350) }, /* 88E8035 */
116 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4351) }, /* 88E8036 */
117 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4352) }, /* 88E8038 */
118 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4353) }, /* 88E8039 */
05745c4a 119 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4354) }, /* 88E8040 */
a3b4fced 120 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4355) }, /* 88E8040T */
e5b74c7d 121 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4356) }, /* 88EC033 */
5a37a68d 122 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4357) }, /* 88E8042 */
05745c4a 123 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x435A) }, /* 88E8048 */
e5b74c7d
SH		 124 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4360) }, /* 88E8052 */
125 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4361) }, /* 88E8050 */
126 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4362) }, /* 88E8053 */
127 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4363) }, /* 88E8055 */
128 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4364) }, /* 88E8056 */
05745c4a 129 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4365) }, /* 88E8070 */
e5b74c7d
SH		 130 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4366) }, /* 88EC036 */
131 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4367) }, /* 88EC032 */
132 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4368) }, /* 88EC034 */
f1a0b6f5
SH		 133 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4369) }, /* 88EC042 */
134 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436A) }, /* 88E8058 */
69161611 135 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436B) }, /* 88E8071 */
5a37a68d 136 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436C) }, /* 88E8072 */
ed4d4161
SH		 137 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x436D) }, /* 88E8055 */
138 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4370) }, /* 88E8075 */
0ce8b98d 139 { PCI_DEVICE(PCI_VENDOR_ID_MARVELL, 0x4380) }, /* 88E8057 */
cd28ab6a
SH		 140 { 0 }
141};
793b883e 142
cd28ab6a
SH		 143MODULE_DEVICE_TABLE(pci, sky2_id_table);
144
145/* Avoid conditionals by using array */
146static const unsigned txqaddr[] = { Q_XA1, Q_XA2 };
147static const unsigned rxqaddr[] = { Q_R1, Q_R2 };
f4ea431b 148static const u32 portirq_msk[] = { Y2_IS_PORT_1, Y2_IS_PORT_2 };
cd28ab6a 149
d1b139c0
SH		 150static void sky2_set_multicast(struct net_device *dev);
151
af043aa5 152/* Access to PHY via serial interconnect */
ef743d33 153static int gm_phy_write(struct sky2_hw *hw, unsigned port, u16 reg, u16 val)
cd28ab6a
SH		 154{
155 int i;
156
157 gma_write16(hw, port, GM_SMI_DATA, val);
158 gma_write16(hw, port, GM_SMI_CTRL,
159 GM_SMI_CT_PHY_AD(PHY_ADDR_MARV) | GM_SMI_CT_REG_AD(reg));
160
161 for (i = 0; i < PHY_RETRIES; i++) {
af043aa5
SH		 162 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
163 if (ctrl == 0xffff)
164 goto io_error;
165
166 if (!(ctrl & GM_SMI_CT_BUSY))
ef743d33 167 return 0;
af043aa5
SH		 168
169 udelay(10);
cd28ab6a 170 }
ef743d33 171
af043aa5 172 dev_warn(&hw->pdev->dev,"%s: phy write timeout\n", hw->dev[port]->name);
ef743d33 173 return -ETIMEDOUT;
af043aa5
SH		 174
175io_error:
176 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
177 return -EIO;
cd28ab6a
SH		 178}
179
ef743d33 180static int __gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg, u16 *val)
cd28ab6a
SH		 181{
182 int i;
183
793b883e 184 gma_write16(hw, port, GM_SMI_CTRL, GM_SMI_CT_PHY_AD(PHY_ADDR_MARV)
cd28ab6a
SH		 185 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
186
187 for (i = 0; i < PHY_RETRIES; i++) {
af043aa5
SH		 188 u16 ctrl = gma_read16(hw, port, GM_SMI_CTRL);
189 if (ctrl == 0xffff)
190 goto io_error;
191
192 if (ctrl & GM_SMI_CT_RD_VAL) {
ef743d33 193 *val = gma_read16(hw, port, GM_SMI_DATA);
194 return 0;
195 }
196
af043aa5 197 udelay(10);
cd28ab6a
SH		 198 }
199
af043aa5 200 dev_warn(&hw->pdev->dev, "%s: phy read timeout\n", hw->dev[port]->name);
ef743d33 201 return -ETIMEDOUT;
af043aa5
SH		 202io_error:
203 dev_err(&hw->pdev->dev, "%s: phy I/O error\n", hw->dev[port]->name);
204 return -EIO;
ef743d33 205}
206
af043aa5 207static inline u16 gm_phy_read(struct sky2_hw *hw, unsigned port, u16 reg)
ef743d33 208{
209 u16 v;
af043aa5 210 __gm_phy_read(hw, port, reg, &v);
ef743d33 211 return v;
cd28ab6a
SH		 212}
213
5afa0a9c 214
ae306cca
SH		 215static void sky2_power_on(struct sky2_hw *hw)
216{
217 /* switch power to VCC (WA for VAUX problem) */
218 sky2_write8(hw, B0_POWER_CTRL,
219 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
5afa0a9c 220
ae306cca
SH		 221 /* disable Core Clock Division, */
222 sky2_write32(hw, B2_Y2_CLK_CTRL, Y2_CLK_DIV_DIS);
d3bcfbeb 223
ae306cca
SH		 224 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
225 /* enable bits are inverted */
226 sky2_write8(hw, B2_Y2_CLK_GATE,
227 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
228 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
229 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
230 else
231 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
977bdf06 232
ea76e635 233 if (hw->flags & SKY2_HW_ADV_POWER_CTL) {
fc99fe06 234 u32 reg;
5afa0a9c 235
b32f40c4 236 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
b2345773 237
b32f40c4 238 reg = sky2_pci_read32(hw, PCI_DEV_REG4);
fc99fe06
SH		 239 /* set all bits to 0 except bits 15..12 and 8 */
240 reg &= P_ASPM_CONTROL_MSK;
b32f40c4 241 sky2_pci_write32(hw, PCI_DEV_REG4, reg);
fc99fe06 242
b32f40c4 243 reg = sky2_pci_read32(hw, PCI_DEV_REG5);
fc99fe06
SH		 244 /* set all bits to 0 except bits 28 & 27 */
245 reg &= P_CTL_TIM_VMAIN_AV_MSK;
b32f40c4 246 sky2_pci_write32(hw, PCI_DEV_REG5, reg);
fc99fe06 247
b32f40c4 248 sky2_pci_write32(hw, PCI_CFG_REG_1, 0);
8f70920f
SH		 249
250 /* Enable workaround for dev 4.107 on Yukon-Ultra & Extreme */
251 reg = sky2_read32(hw, B2_GP_IO);
252 reg |= GLB_GPIO_STAT_RACE_DIS;
253 sky2_write32(hw, B2_GP_IO, reg);
b2345773
SH		 254
255 sky2_read32(hw, B2_GP_IO);
5afa0a9c 256 }
ae306cca 257}
5afa0a9c 258
ae306cca
SH		 259static void sky2_power_aux(struct sky2_hw *hw)
260{
261 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
262 sky2_write8(hw, B2_Y2_CLK_GATE, 0);
263 else
264 /* enable bits are inverted */
265 sky2_write8(hw, B2_Y2_CLK_GATE,
266 Y2_PCI_CLK_LNK1_DIS | Y2_COR_CLK_LNK1_DIS |
267 Y2_CLK_GAT_LNK1_DIS | Y2_PCI_CLK_LNK2_DIS |
268 Y2_COR_CLK_LNK2_DIS | Y2_CLK_GAT_LNK2_DIS);
269
270 /* switch power to VAUX */
271 if (sky2_read16(hw, B0_CTST) & Y2_VAUX_AVAIL)
272 sky2_write8(hw, B0_POWER_CTRL,
273 (PC_VAUX_ENA | PC_VCC_ENA |
274 PC_VAUX_ON | PC_VCC_OFF));
5afa0a9c 275}
276
d3bcfbeb 277static void sky2_gmac_reset(struct sky2_hw *hw, unsigned port)
cd28ab6a
SH		 278{
279 u16 reg;
280
281 /* disable all GMAC IRQ's */
282 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), 0);
793b883e 283
cd28ab6a
SH		 284 gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
285 gma_write16(hw, port, GM_MC_ADDR_H2, 0);
286 gma_write16(hw, port, GM_MC_ADDR_H3, 0);
287 gma_write16(hw, port, GM_MC_ADDR_H4, 0);
288
289 reg = gma_read16(hw, port, GM_RX_CTRL);
290 reg |= GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA;
291 gma_write16(hw, port, GM_RX_CTRL, reg);
292}
293
16ad91e1
SH		 294/* flow control to advertise bits */
295static const u16 copper_fc_adv[] = {
296 [FC_NONE] = 0,
297 [FC_TX] = PHY_M_AN_ASP,
298 [FC_RX] = PHY_M_AN_PC,
299 [FC_BOTH] = PHY_M_AN_PC | PHY_M_AN_ASP,
300};
301
302/* flow control to advertise bits when using 1000BaseX */
303static const u16 fiber_fc_adv[] = {
df3fe1f3 304 [FC_NONE] = PHY_M_P_NO_PAUSE_X,
16ad91e1
SH		 305 [FC_TX] = PHY_M_P_ASYM_MD_X,
306 [FC_RX] = PHY_M_P_SYM_MD_X,
df3fe1f3 307 [FC_BOTH] = PHY_M_P_BOTH_MD_X,
16ad91e1
SH		 308};
309
310/* flow control to GMA disable bits */
311static const u16 gm_fc_disable[] = {
312 [FC_NONE] = GM_GPCR_FC_RX_DIS | GM_GPCR_FC_TX_DIS,
313 [FC_TX] = GM_GPCR_FC_RX_DIS,
314 [FC_RX] = GM_GPCR_FC_TX_DIS,
315 [FC_BOTH] = 0,
316};
317
318
cd28ab6a
SH		 319static void sky2_phy_init(struct sky2_hw *hw, unsigned port)
320{
321 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
2eaba1a2 322 u16 ctrl, ct1000, adv, pg, ledctrl, ledover, reg;
cd28ab6a 323
ea76e635
SH		 324 if (sky2->autoneg == AUTONEG_ENABLE &&
325 !(hw->flags & SKY2_HW_NEWER_PHY)) {
cd28ab6a
SH		 326 u16 ectrl = gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
327
328 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
793b883e 329 PHY_M_EC_MAC_S_MSK);
cd28ab6a
SH		 330 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
331
53419c68 332 /* on PHY 88E1040 Rev.D0 (and newer) downshift control changed */
cd28ab6a 333 if (hw->chip_id == CHIP_ID_YUKON_EC)
53419c68 334 /* set downshift counter to 3x and enable downshift */
cd28ab6a
SH		 335 ectrl |= PHY_M_EC_DSC_2(2) | PHY_M_EC_DOWN_S_ENA;
336 else
53419c68
SH		 337 /* set master & slave downshift counter to 1x */
338 ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1);
cd28ab6a
SH		 339
340 gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
341 }
342
343 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
b89165f2 344 if (sky2_is_copper(hw)) {
05745c4a 345 if (!(hw->flags & SKY2_HW_GIGABIT)) {
cd28ab6a
SH		 346 /* enable automatic crossover */
347 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO) >> 1;
6d3105d5
SH		 348
349 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
350 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
351 u16 spec;
352
353 /* Enable Class A driver for FE+ A0 */
354 spec = gm_phy_read(hw, port, PHY_MARV_FE_SPEC_2);
355 spec |= PHY_M_FESC_SEL_CL_A;
356 gm_phy_write(hw, port, PHY_MARV_FE_SPEC_2, spec);
357 }
cd28ab6a
SH		 358 } else {
359 /* disable energy detect */
360 ctrl &= ~PHY_M_PC_EN_DET_MSK;
361
362 /* enable automatic crossover */
363 ctrl |= PHY_M_PC_MDI_XMODE(PHY_M_PC_ENA_AUTO);
364
53419c68 365 /* downshift on PHY 88E1112 and 88E1149 is changed */
93745494 366 if (sky2->autoneg == AUTONEG_ENABLE
ea76e635 367 && (hw->flags & SKY2_HW_NEWER_PHY)) {
53419c68 368 /* set downshift counter to 3x and enable downshift */
cd28ab6a
SH		 369 ctrl &= ~PHY_M_PC_DSC_MSK;
370 ctrl |= PHY_M_PC_DSC(2) | PHY_M_PC_DOWN_S_ENA;
371 }
372 }
cd28ab6a
SH		 373 } else {
374 /* workaround for deviation #4.88 (CRC errors) */
375 /* disable Automatic Crossover */
376
377 ctrl &= ~PHY_M_PC_MDIX_MSK;
b89165f2 378 }
cd28ab6a 379
b89165f2
SH		 380 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
381
382 /* special setup for PHY 88E1112 Fiber */
ea76e635 383 if (hw->chip_id == CHIP_ID_YUKON_XL && (hw->flags & SKY2_HW_FIBRE_PHY)) {
b89165f2 384 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a 385
b89165f2
SH		 386 /* Fiber: select 1000BASE-X only mode MAC Specific Ctrl Reg. */
387 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
388 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
389 ctrl &= ~PHY_M_MAC_MD_MSK;
390 ctrl |= PHY_M_MAC_MODE_SEL(PHY_M_MAC_MD_1000BX);
391 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
392
393 if (hw->pmd_type == 'P') {
cd28ab6a
SH		 394 /* select page 1 to access Fiber registers */
395 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 1);
b89165f2
SH		 396
397 /* for SFP-module set SIGDET polarity to low */
398 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
399 ctrl |= PHY_M_FIB_SIGD_POL;
34dd962b 400 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
cd28ab6a 401 }
b89165f2
SH		 402
403 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a
SH		 404 }
405
7800fddc 406 ctrl = PHY_CT_RESET;
cd28ab6a
SH		 407 ct1000 = 0;
408 adv = PHY_AN_CSMA;
2eaba1a2 409 reg = 0;
cd28ab6a
SH		 410
411 if (sky2->autoneg == AUTONEG_ENABLE) {
b89165f2 412 if (sky2_is_copper(hw)) {
cd28ab6a
SH		 413 if (sky2->advertising & ADVERTISED_1000baseT_Full)
414 ct1000 |= PHY_M_1000C_AFD;
415 if (sky2->advertising & ADVERTISED_1000baseT_Half)
416 ct1000 |= PHY_M_1000C_AHD;
417 if (sky2->advertising & ADVERTISED_100baseT_Full)
418 adv |= PHY_M_AN_100_FD;
419 if (sky2->advertising & ADVERTISED_100baseT_Half)
420 adv |= PHY_M_AN_100_HD;
421 if (sky2->advertising & ADVERTISED_10baseT_Full)
422 adv |= PHY_M_AN_10_FD;
423 if (sky2->advertising & ADVERTISED_10baseT_Half)
424 adv |= PHY_M_AN_10_HD;
709c6e7b 425
16ad91e1 426 adv |= copper_fc_adv[sky2->flow_mode];
b89165f2
SH		 427 } else { /* special defines for FIBER (88E1040S only) */
428 if (sky2->advertising & ADVERTISED_1000baseT_Full)
429 adv |= PHY_M_AN_1000X_AFD;
430 if (sky2->advertising & ADVERTISED_1000baseT_Half)
431 adv |= PHY_M_AN_1000X_AHD;
cd28ab6a 432
16ad91e1 433 adv |= fiber_fc_adv[sky2->flow_mode];
709c6e7b 434 }
cd28ab6a
SH		 435
436 /* Restart Auto-negotiation */
437 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
438 } else {
439 /* forced speed/duplex settings */
440 ct1000 = PHY_M_1000C_MSE;
441
2eaba1a2
SH		 442 /* Disable auto update for duplex flow control and speed */
443 reg |= GM_GPCR_AU_ALL_DIS;
cd28ab6a
SH		 444
445 switch (sky2->speed) {
446 case SPEED_1000:
447 ctrl |= PHY_CT_SP1000;
2eaba1a2 448 reg |= GM_GPCR_SPEED_1000;
cd28ab6a
SH		 449 break;
450 case SPEED_100:
451 ctrl |= PHY_CT_SP100;
2eaba1a2 452 reg |= GM_GPCR_SPEED_100;
cd28ab6a
SH		 453 break;
454 }
455
2eaba1a2
SH		 456 if (sky2->duplex == DUPLEX_FULL) {
457 reg |= GM_GPCR_DUP_FULL;
458 ctrl |= PHY_CT_DUP_MD;
16ad91e1
SH		 459 } else if (sky2->speed < SPEED_1000)
460 sky2->flow_mode = FC_NONE;
2eaba1a2 461
2eaba1a2 462
16ad91e1 463 reg |= gm_fc_disable[sky2->flow_mode];
2eaba1a2
SH		 464
465 /* Forward pause packets to GMAC? */
16ad91e1 466 if (sky2->flow_mode & FC_RX)
2eaba1a2
SH		 467 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
468 else
469 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
cd28ab6a
SH		 470 }
471
2eaba1a2
SH		 472 gma_write16(hw, port, GM_GP_CTRL, reg);
473
05745c4a 474 if (hw->flags & SKY2_HW_GIGABIT)
cd28ab6a
SH		 475 gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
476
477 gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
478 gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
479
480 /* Setup Phy LED's */
481 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
482 ledover = 0;
483
484 switch (hw->chip_id) {
485 case CHIP_ID_YUKON_FE:
486 /* on 88E3082 these bits are at 11..9 (shifted left) */
487 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
488
489 ctrl = gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR);
490
491 /* delete ACT LED control bits */
492 ctrl &= ~PHY_M_FELP_LED1_MSK;
493 /* change ACT LED control to blink mode */
494 ctrl |= PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL);
495 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
496 break;
497
05745c4a
SH		 498 case CHIP_ID_YUKON_FE_P:
499 /* Enable Link Partner Next Page */
500 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
501 ctrl |= PHY_M_PC_ENA_LIP_NP;
502
503 /* disable Energy Detect and enable scrambler */
504 ctrl &= ~(PHY_M_PC_ENA_ENE_DT | PHY_M_PC_DIS_SCRAMB);
505 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
506
507 /* set LED2 -> ACT, LED1 -> LINK, LED0 -> SPEED */
508 ctrl = PHY_M_FELP_LED2_CTRL(LED_PAR_CTRL_ACT_BL) |
509 PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_LINK) |
510 PHY_M_FELP_LED0_CTRL(LED_PAR_CTRL_SPEED);
511
512 gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR, ctrl);
513 break;
514
cd28ab6a 515 case CHIP_ID_YUKON_XL:
793b883e 516 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
cd28ab6a
SH		 517
518 /* select page 3 to access LED control register */
519 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
520
521 /* set LED Function Control register */
ed6d32c7
SH		 522 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
523 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
524 PHY_M_LEDC_INIT_CTRL(7) | /* 10 Mbps */
525 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
526 PHY_M_LEDC_STA0_CTRL(7))); /* 1000 Mbps */
cd28ab6a
SH		 527
528 /* set Polarity Control register */
529 gm_phy_write(hw, port, PHY_MARV_PHY_STAT,
793b883e
SH		 530 (PHY_M_POLC_LS1_P_MIX(4) |
531 PHY_M_POLC_IS0_P_MIX(4) |
532 PHY_M_POLC_LOS_CTRL(2) |
533 PHY_M_POLC_INIT_CTRL(2) |
534 PHY_M_POLC_STA1_CTRL(2) |
535 PHY_M_POLC_STA0_CTRL(2)));
cd28ab6a
SH		 536
537 /* restore page register */
793b883e 538 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
cd28ab6a 539 break;
93745494 540
ed6d32c7 541 case CHIP_ID_YUKON_EC_U:
93745494 542 case CHIP_ID_YUKON_EX:
ed4d4161 543 case CHIP_ID_YUKON_SUPR:
ed6d32c7
SH		 544 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
545
546 /* select page 3 to access LED control register */
547 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
548
549 /* set LED Function Control register */
550 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
551 (PHY_M_LEDC_LOS_CTRL(1) | /* LINK/ACT */
552 PHY_M_LEDC_INIT_CTRL(8) | /* 10 Mbps */
553 PHY_M_LEDC_STA1_CTRL(7) | /* 100 Mbps */
554 PHY_M_LEDC_STA0_CTRL(7)));/* 1000 Mbps */
555
556 /* set Blink Rate in LED Timer Control Register */
557 gm_phy_write(hw, port, PHY_MARV_INT_MASK,
558 ledctrl | PHY_M_LED_BLINK_RT(BLINK_84MS));
559 /* restore page register */
560 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
561 break;
cd28ab6a
SH		 562
563 default:
564 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
565 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
a84d0a3d 566
cd28ab6a 567 /* turn off the Rx LED (LED_RX) */
a84d0a3d 568 ledover |= PHY_M_LED_MO_RX(MO_LED_OFF);
cd28ab6a
SH		 569 }
570
0ce8b98d 571 if (hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_UL_2) {
977bdf06 572 /* apply fixes in PHY AFE */
ed6d32c7
SH		 573 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 255);
574
977bdf06 575 /* increase differential signal amplitude in 10BASE-T */
ed6d32c7
SH		 576 gm_phy_write(hw, port, 0x18, 0xaa99);
577 gm_phy_write(hw, port, 0x17, 0x2011);
cd28ab6a 578
0ce8b98d
SH		 579 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
580 /* fix for IEEE A/B Symmetry failure in 1000BASE-T */
581 gm_phy_write(hw, port, 0x18, 0xa204);
582 gm_phy_write(hw, port, 0x17, 0x2002);
583 }
977bdf06
SH		 584
585 /* set page register to 0 */
9467a8fc 586 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
05745c4a
SH		 587 } else if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
588 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
589 /* apply workaround for integrated resistors calibration */
590 gm_phy_write(hw, port, PHY_MARV_PAGE_ADDR, 17);
591 gm_phy_write(hw, port, PHY_MARV_PAGE_DATA, 0x3f60);
e1a74b37
SH		 592 } else if (hw->chip_id != CHIP_ID_YUKON_EX &&
593 hw->chip_id < CHIP_ID_YUKON_SUPR) {
05745c4a 594 /* no effect on Yukon-XL */
977bdf06 595 gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
cd28ab6a 596
977bdf06
SH		 597 if (sky2->autoneg == AUTONEG_DISABLE || sky2->speed == SPEED_100) {
598 /* turn on 100 Mbps LED (LED_LINK100) */
a84d0a3d 599 ledover |= PHY_M_LED_MO_100(MO_LED_ON);
977bdf06 600 }
cd28ab6a 601
977bdf06
SH		 602 if (ledover)
603 gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
604
605 }
2eaba1a2 606
d571b694 607 /* Enable phy interrupt on auto-negotiation complete (or link up) */
cd28ab6a
SH		 608 if (sky2->autoneg == AUTONEG_ENABLE)
609 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
610 else
611 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
612}
613
b96936da
SH		 614static const u32 phy_power[] = { PCI_Y2_PHY1_POWD, PCI_Y2_PHY2_POWD };
615static const u32 coma_mode[] = { PCI_Y2_PHY1_COMA, PCI_Y2_PHY2_COMA };
616
617static void sky2_phy_power_up(struct sky2_hw *hw, unsigned port)
d3bcfbeb 618{
619 u32 reg1;
d3bcfbeb 620
82637e80 621 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b32f40c4 622 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
b96936da 623 reg1 &= ~phy_power[port];
d3bcfbeb 624
b96936da 625 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev > 1)
ff35164e
SH		 626 reg1 |= coma_mode[port];
627
b32f40c4 628 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
82637e80
SH		 629 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
630 sky2_pci_read32(hw, PCI_DEV_REG1);
f71eb1a2
SH		 631
632 if (hw->chip_id == CHIP_ID_YUKON_FE)
633 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_ANE);
634 else if (hw->flags & SKY2_HW_ADV_POWER_CTL)
635 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
b96936da 636}
167f53d0 637
b96936da
SH		 638static void sky2_phy_power_down(struct sky2_hw *hw, unsigned port)
639{
640 u32 reg1;
db99b988
SH		 641 u16 ctrl;
642
643 /* release GPHY Control reset */
644 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
645
646 /* release GMAC reset */
647 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
648
649 if (hw->flags & SKY2_HW_NEWER_PHY) {
650 /* select page 2 to access MAC control register */
651 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
652
653 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
654 /* allow GMII Power Down */
655 ctrl &= ~PHY_M_MAC_GMIF_PUP;
656 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
657
658 /* set page register back to 0 */
659 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
660 }
661
662 /* setup General Purpose Control Register */
663 gma_write16(hw, port, GM_GP_CTRL,
664 GM_GPCR_FL_PASS | GM_GPCR_SPEED_100 | GM_GPCR_AU_ALL_DIS);
665
666 if (hw->chip_id != CHIP_ID_YUKON_EC) {
667 if (hw->chip_id == CHIP_ID_YUKON_EC_U) {
e484d5f5
RW		 668 /* select page 2 to access MAC control register */
669 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 2);
db99b988 670
e484d5f5 671 ctrl = gm_phy_read(hw, port, PHY_MARV_PHY_CTRL);
db99b988
SH		 672 /* enable Power Down */
673 ctrl |= PHY_M_PC_POW_D_ENA;
674 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL, ctrl);
e484d5f5
RW		 675
676 /* set page register back to 0 */
677 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 0);
db99b988
SH		 678 }
679
680 /* set IEEE compatible Power Down Mode (dev. #4.99) */
681 gm_phy_write(hw, port, PHY_MARV_CTRL, PHY_CT_PDOWN);
682 }
b96936da
SH		 683
684 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
685 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
db99b988 686 reg1 |= phy_power[port]; /* set PHY to PowerDown/COMA Mode */
b96936da
SH		 687 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
688 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
d3bcfbeb 689}
690
1b537565
SH		 691/* Force a renegotiation */
692static void sky2_phy_reinit(struct sky2_port *sky2)
693{
e07b1aa8 694 spin_lock_bh(&sky2->phy_lock);
1b537565 695 sky2_phy_init(sky2->hw, sky2->port);
e07b1aa8 696 spin_unlock_bh(&sky2->phy_lock);
1b537565
SH		 697}
698
e3173832
SH		 699/* Put device in state to listen for Wake On Lan */
700static void sky2_wol_init(struct sky2_port *sky2)
701{
702 struct sky2_hw *hw = sky2->hw;
703 unsigned port = sky2->port;
704 enum flow_control save_mode;
705 u16 ctrl;
706 u32 reg1;
707
708 /* Bring hardware out of reset */
709 sky2_write16(hw, B0_CTST, CS_RST_CLR);
710 sky2_write16(hw, SK_REG(port, GMAC_LINK_CTRL), GMLC_RST_CLR);
711
712 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
713 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
714
715 /* Force to 10/100
716 * sky2_reset will re-enable on resume
717 */
718 save_mode = sky2->flow_mode;
719 ctrl = sky2->advertising;
720
721 sky2->advertising &= ~(ADVERTISED_1000baseT_Half|ADVERTISED_1000baseT_Full);
722 sky2->flow_mode = FC_NONE;
b96936da
SH		 723
724 spin_lock_bh(&sky2->phy_lock);
725 sky2_phy_power_up(hw, port);
726 sky2_phy_init(hw, port);
727 spin_unlock_bh(&sky2->phy_lock);
e3173832
SH		 728
729 sky2->flow_mode = save_mode;
730 sky2->advertising = ctrl;
731
732 /* Set GMAC to no flow control and auto update for speed/duplex */
733 gma_write16(hw, port, GM_GP_CTRL,
734 GM_GPCR_FC_TX_DIS|GM_GPCR_TX_ENA|GM_GPCR_RX_ENA|
735 GM_GPCR_DUP_FULL|GM_GPCR_FC_RX_DIS|GM_GPCR_AU_FCT_DIS);
736
737 /* Set WOL address */
738 memcpy_toio(hw->regs + WOL_REGS(port, WOL_MAC_ADDR),
739 sky2->netdev->dev_addr, ETH_ALEN);
740
741 /* Turn on appropriate WOL control bits */
742 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), WOL_CTL_CLEAR_RESULT);
743 ctrl = 0;
744 if (sky2->wol & WAKE_PHY)
745 ctrl |= WOL_CTL_ENA_PME_ON_LINK_CHG|WOL_CTL_ENA_LINK_CHG_UNIT;
746 else
747 ctrl |= WOL_CTL_DIS_PME_ON_LINK_CHG|WOL_CTL_DIS_LINK_CHG_UNIT;
748
749 if (sky2->wol & WAKE_MAGIC)
750 ctrl |= WOL_CTL_ENA_PME_ON_MAGIC_PKT|WOL_CTL_ENA_MAGIC_PKT_UNIT;
751 else
752 ctrl |= WOL_CTL_DIS_PME_ON_MAGIC_PKT|WOL_CTL_DIS_MAGIC_PKT_UNIT;;
753
754 ctrl |= WOL_CTL_DIS_PME_ON_PATTERN|WOL_CTL_DIS_PATTERN_UNIT;
755 sky2_write16(hw, WOL_REGS(port, WOL_CTRL_STAT), ctrl);
756
757 /* Turn on legacy PCI-Express PME mode */
b32f40c4 758 reg1 = sky2_pci_read32(hw, PCI_DEV_REG1);
e3173832 759 reg1 |= PCI_Y2_PME_LEGACY;
b32f40c4 760 sky2_pci_write32(hw, PCI_DEV_REG1, reg1);
e3173832
SH		 761
762 /* block receiver */
763 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
764
765}
766
69161611
SH		 767static void sky2_set_tx_stfwd(struct sky2_hw *hw, unsigned port)
768{
05745c4a
SH		 769 struct net_device *dev = hw->dev[port];
770
ed4d4161
SH		 771 if ( (hw->chip_id == CHIP_ID_YUKON_EX &&
772 hw->chip_rev != CHIP_REV_YU_EX_A0) ||
773 hw->chip_id == CHIP_ID_YUKON_FE_P ||
774 hw->chip_id == CHIP_ID_YUKON_SUPR) {
775 /* Yukon-Extreme B0 and further Extreme devices */
776 /* enable Store & Forward mode for TX */
05745c4a 777
ed4d4161
SH		 778 if (dev->mtu <= ETH_DATA_LEN)
779 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
780 TX_JUMBO_DIS | TX_STFW_ENA);
69161611 781
ed4d4161
SH		 782 else
783 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
784 TX_JUMBO_ENA| TX_STFW_ENA);
785 } else {
786 if (dev->mtu <= ETH_DATA_LEN)
787 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_ENA);
788 else {
789 /* set Tx GMAC FIFO Almost Empty Threshold */
790 sky2_write32(hw, SK_REG(port, TX_GMF_AE_THR),
791 (ECU_JUMBO_WM << 16) | ECU_AE_THR);
69161611 792
ed4d4161
SH		 793 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T), TX_STFW_DIS);
794
795 /* Can't do offload because of lack of store/forward */
796 dev->features &= ~(NETIF_F_TSO | NETIF_F_SG | NETIF_F_ALL_CSUM);
797 }
69161611
SH		 798 }
799}
800
cd28ab6a
SH		 801static void sky2_mac_init(struct sky2_hw *hw, unsigned port)
802{
803 struct sky2_port *sky2 = netdev_priv(hw->dev[port]);
804 u16 reg;
25cccecc 805 u32 rx_reg;
cd28ab6a
SH		 806 int i;
807 const u8 *addr = hw->dev[port]->dev_addr;
808
f350339c
SH		 809 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
810 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_CLR);
cd28ab6a
SH		 811
812 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_CLR);
813
793b883e 814 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0 && port == 1) {
cd28ab6a
SH		 815 /* WA DEV_472 -- looks like crossed wires on port 2 */
816 /* clear GMAC 1 Control reset */
817 sky2_write8(hw, SK_REG(0, GMAC_CTRL), GMC_RST_CLR);
818 do {
819 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_SET);
820 sky2_write8(hw, SK_REG(1, GMAC_CTRL), GMC_RST_CLR);
821 } while (gm_phy_read(hw, 1, PHY_MARV_ID0) != PHY_MARV_ID0_VAL ||
822 gm_phy_read(hw, 1, PHY_MARV_ID1) != PHY_MARV_ID1_Y2 ||
823 gm_phy_read(hw, 1, PHY_MARV_INT_MASK) != 0);
824 }
825
793b883e 826 sky2_read16(hw, SK_REG(port, GMAC_IRQ_SRC));
cd28ab6a 827
2eaba1a2
SH		 828 /* Enable Transmit FIFO Underrun */
829 sky2_write8(hw, SK_REG(port, GMAC_IRQ_MSK), GMAC_DEF_MSK);
830
e07b1aa8 831 spin_lock_bh(&sky2->phy_lock);
b96936da 832 sky2_phy_power_up(hw, port);
cd28ab6a 833 sky2_phy_init(hw, port);
e07b1aa8 834 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 835
836 /* MIB clear */
837 reg = gma_read16(hw, port, GM_PHY_ADDR);
838 gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
839
43f2f104
SH		 840 for (i = GM_MIB_CNT_BASE; i <= GM_MIB_CNT_END; i += 4)
841 gma_read16(hw, port, i);
cd28ab6a
SH		 842 gma_write16(hw, port, GM_PHY_ADDR, reg);
843
844 /* transmit control */
845 gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
846
847 /* receive control reg: unicast + multicast + no FCS */
848 gma_write16(hw, port, GM_RX_CTRL,
793b883e 849 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
cd28ab6a
SH		 850
851 /* transmit flow control */
852 gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
853
854 /* transmit parameter */
855 gma_write16(hw, port, GM_TX_PARAM,
856 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
857 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
858 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF) |
859 TX_BACK_OFF_LIM(TX_BOF_LIM_DEF));
860
861 /* serial mode register */
862 reg = DATA_BLIND_VAL(DATA_BLIND_DEF) |
6b1a3aef 863 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
cd28ab6a 864
6b1a3aef 865 if (hw->dev[port]->mtu > ETH_DATA_LEN)
cd28ab6a
SH		 866 reg |= GM_SMOD_JUMBO_ENA;
867
868 gma_write16(hw, port, GM_SERIAL_MODE, reg);
869
cd28ab6a
SH		 870 /* virtual address for data */
871 gma_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
872
793b883e
SH		 873 /* physical address: used for pause frames */
874 gma_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
875
876 /* ignore counter overflows */
cd28ab6a
SH		 877 gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
878 gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
879 gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
880
881 /* Configure Rx MAC FIFO */
882 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
25cccecc 883 rx_reg = GMF_OPER_ON | GMF_RX_F_FL_ON;
05745c4a
SH		 884 if (hw->chip_id == CHIP_ID_YUKON_EX ||
885 hw->chip_id == CHIP_ID_YUKON_FE_P)
25cccecc 886 rx_reg |= GMF_RX_OVER_ON;
69161611 887
25cccecc 888 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T), rx_reg);
cd28ab6a 889
798fdd07
SH		 890 if (hw->chip_id == CHIP_ID_YUKON_XL) {
891 /* Hardware errata - clear flush mask */
892 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), 0);
893 } else {
894 /* Flush Rx MAC FIFO on any flow control or error */
895 sky2_write16(hw, SK_REG(port, RX_GMF_FL_MSK), GMR_FS_ANY_ERR);
896 }
cd28ab6a 897
8df9a876 898 /* Set threshold to 0xa (64 bytes) + 1 to workaround pause bug */
05745c4a
SH		 899 reg = RX_GMF_FL_THR_DEF + 1;
900 /* Another magic mystery workaround from sk98lin */
901 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
902 hw->chip_rev == CHIP_REV_YU_FE2_A0)
903 reg = 0x178;
904 sky2_write16(hw, SK_REG(port, RX_GMF_FL_THR), reg);
cd28ab6a
SH		 905
906 /* Configure Tx MAC FIFO */
907 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
908 sky2_write16(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
5a5b1ea0 909
e0c28116 910 /* On chips without ram buffer, pause is controled by MAC level */
39dbd958 911 if (!(hw->flags & SKY2_HW_RAM_BUFFER)) {
8df9a876 912 sky2_write8(hw, SK_REG(port, RX_GMF_LP_THR), 768/8);
5a5b1ea0 913 sky2_write8(hw, SK_REG(port, RX_GMF_UP_THR), 1024/8);
b628ed98 914
69161611 915 sky2_set_tx_stfwd(hw, port);
5a5b1ea0 916 }
917
e970d1f8
SH		 918 if (hw->chip_id == CHIP_ID_YUKON_FE_P &&
919 hw->chip_rev == CHIP_REV_YU_FE2_A0) {
920 /* disable dynamic watermark */
921 reg = sky2_read16(hw, SK_REG(port, TX_GMF_EA));
922 reg &= ~TX_DYN_WM_ENA;
923 sky2_write16(hw, SK_REG(port, TX_GMF_EA), reg);
924 }
cd28ab6a
SH		 925}
926
67712901
SH		 927/* Assign Ram Buffer allocation to queue */
928static void sky2_ramset(struct sky2_hw *hw, u16 q, u32 start, u32 space)
cd28ab6a 929{
67712901
SH		 930 u32 end;
931
932 /* convert from K bytes to qwords used for hw register */
933 start *= 1024/8;
934 space *= 1024/8;
935 end = start + space - 1;
793b883e 936
cd28ab6a
SH		 937 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
938 sky2_write32(hw, RB_ADDR(q, RB_START), start);
939 sky2_write32(hw, RB_ADDR(q, RB_END), end);
940 sky2_write32(hw, RB_ADDR(q, RB_WP), start);
941 sky2_write32(hw, RB_ADDR(q, RB_RP), start);
942
943 if (q == Q_R1 || q == Q_R2) {
1c28f6ba 944 u32 tp = space - space/4;
793b883e 945
1c28f6ba
SH		 946 /* On receive queue's set the thresholds
947 * give receiver priority when > 3/4 full
948 * send pause when down to 2K
949 */
950 sky2_write32(hw, RB_ADDR(q, RB_RX_UTHP), tp);
951 sky2_write32(hw, RB_ADDR(q, RB_RX_LTHP), space/2);
793b883e 952
1c28f6ba
SH		 953 tp = space - 2048/8;
954 sky2_write32(hw, RB_ADDR(q, RB_RX_UTPP), tp);
955 sky2_write32(hw, RB_ADDR(q, RB_RX_LTPP), space/4);
cd28ab6a
SH		 956 } else {
957 /* Enable store & forward on Tx queue's because
958 * Tx FIFO is only 1K on Yukon
959 */
960 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
961 }
962
963 sky2_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
793b883e 964 sky2_read8(hw, RB_ADDR(q, RB_CTRL));
cd28ab6a
SH		 965}
966
cd28ab6a 967/* Setup Bus Memory Interface */
af4ed7e6 968static void sky2_qset(struct sky2_hw *hw, u16 q)
cd28ab6a
SH		 969{
970 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_RESET);
971 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_OPER_INIT);
972 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_FIFO_OP_ON);
af4ed7e6 973 sky2_write32(hw, Q_ADDR(q, Q_WM), BMU_WM_DEFAULT);
cd28ab6a
SH		 974}
975
cd28ab6a
SH		 976/* Setup prefetch unit registers. This is the interface between
977 * hardware and driver list elements
978 */
8cc048e3 979static void sky2_prefetch_init(struct sky2_hw *hw, u32 qaddr,
cd28ab6a
SH		 980 u64 addr, u32 last)
981{
cd28ab6a
SH		 982 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
983 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_RST_CLR);
984 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_HI), addr >> 32);
985 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_ADDR_LO), (u32) addr);
986 sky2_write16(hw, Y2_QADDR(qaddr, PREF_UNIT_LAST_IDX), last);
987 sky2_write32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL), PREF_UNIT_OP_ON);
793b883e
SH		 988
989 sky2_read32(hw, Y2_QADDR(qaddr, PREF_UNIT_CTRL));
cd28ab6a
SH		 990}
991
793b883e
SH		 992static inline struct sky2_tx_le *get_tx_le(struct sky2_port *sky2)
993{
994 struct sky2_tx_le *le = sky2->tx_le + sky2->tx_prod;
995
cb5d9547 996 sky2->tx_prod = RING_NEXT(sky2->tx_prod, TX_RING_SIZE);
291ea614 997 le->ctrl = 0;
793b883e
SH		 998 return le;
999}
cd28ab6a 1000
88f5f0ca
SH		 1001static void tx_init(struct sky2_port *sky2)
1002{
1003 struct sky2_tx_le *le;
1004
1005 sky2->tx_prod = sky2->tx_cons = 0;
1006 sky2->tx_tcpsum = 0;
1007 sky2->tx_last_mss = 0;
1008
1009 le = get_tx_le(sky2);
1010 le->addr = 0;
1011 le->opcode = OP_ADDR64 | HW_OWNER;
88f5f0ca
SH		 1012}
1013
291ea614
SH		 1014static inline struct tx_ring_info *tx_le_re(struct sky2_port *sky2,
1015 struct sky2_tx_le *le)
1016{
1017 return sky2->tx_ring + (le - sky2->tx_le);
1018}
1019
290d4de5
SH		 1020/* Update chip's next pointer */
1021static inline void sky2_put_idx(struct sky2_hw *hw, unsigned q, u16 idx)
cd28ab6a 1022{
50432cb5 1023 /* Make sure write' to descriptors are complete before we tell hardware */
762c2de2 1024 wmb();
50432cb5
SH		 1025 sky2_write16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX), idx);
1026
1027 /* Synchronize I/O on since next processor may write to tail */
1028 mmiowb();
cd28ab6a
SH		 1029}
1030
793b883e 1031
cd28ab6a
SH		 1032static inline struct sky2_rx_le *sky2_next_rx(struct sky2_port *sky2)
1033{
1034 struct sky2_rx_le *le = sky2->rx_le + sky2->rx_put;
cb5d9547 1035 sky2->rx_put = RING_NEXT(sky2->rx_put, RX_LE_SIZE);
291ea614 1036 le->ctrl = 0;
cd28ab6a
SH		 1037 return le;
1038}
1039
14d0263f
SH		 1040/* Build description to hardware for one receive segment */
1041static void sky2_rx_add(struct sky2_port *sky2, u8 op,
1042 dma_addr_t map, unsigned len)
cd28ab6a
SH		 1043{
1044 struct sky2_rx_le *le;
1045
86c6887e 1046 if (sizeof(dma_addr_t) > sizeof(u32)) {
cd28ab6a 1047 le = sky2_next_rx(sky2);
86c6887e 1048 le->addr = cpu_to_le32(upper_32_bits(map));
cd28ab6a
SH		 1049 le->opcode = OP_ADDR64 | HW_OWNER;
1050 }
793b883e 1051
cd28ab6a 1052 le = sky2_next_rx(sky2);
734d1868
SH		 1053 le->addr = cpu_to_le32((u32) map);
1054 le->length = cpu_to_le16(len);
14d0263f 1055 le->opcode = op | HW_OWNER;
cd28ab6a
SH		 1056}
1057
14d0263f
SH		 1058/* Build description to hardware for one possibly fragmented skb */
1059static void sky2_rx_submit(struct sky2_port *sky2,
1060 const struct rx_ring_info *re)
1061{
1062 int i;
1063
1064 sky2_rx_add(sky2, OP_PACKET, re->data_addr, sky2->rx_data_size);
1065
1066 for (i = 0; i < skb_shinfo(re->skb)->nr_frags; i++)
1067 sky2_rx_add(sky2, OP_BUFFER, re->frag_addr[i], PAGE_SIZE);
1068}
1069
1070
454e6cb6 1071static int sky2_rx_map_skb(struct pci_dev *pdev, struct rx_ring_info *re,
14d0263f
SH		 1072 unsigned size)
1073{
1074 struct sk_buff *skb = re->skb;
1075 int i;
1076
1077 re->data_addr = pci_map_single(pdev, skb->data, size, PCI_DMA_FROMDEVICE);
454e6cb6
SH		 1078 if (unlikely(pci_dma_mapping_error(pdev, re->data_addr)))
1079 return -EIO;
1080
14d0263f
SH		 1081 pci_unmap_len_set(re, data_size, size);
1082
1083 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1084 re->frag_addr[i] = pci_map_page(pdev,
1085 skb_shinfo(skb)->frags[i].page,
1086 skb_shinfo(skb)->frags[i].page_offset,
1087 skb_shinfo(skb)->frags[i].size,
1088 PCI_DMA_FROMDEVICE);
454e6cb6 1089 return 0;
14d0263f
SH		 1090}
1091
1092static void sky2_rx_unmap_skb(struct pci_dev *pdev, struct rx_ring_info *re)
1093{
1094 struct sk_buff *skb = re->skb;
1095 int i;
1096
1097 pci_unmap_single(pdev, re->data_addr, pci_unmap_len(re, data_size),
1098 PCI_DMA_FROMDEVICE);
1099
1100 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++)
1101 pci_unmap_page(pdev, re->frag_addr[i],
1102 skb_shinfo(skb)->frags[i].size,
1103 PCI_DMA_FROMDEVICE);
1104}
793b883e 1105
cd28ab6a
SH		 1106/* Tell chip where to start receive checksum.
1107 * Actually has two checksums, but set both same to avoid possible byte
1108 * order problems.
1109 */
793b883e 1110static void rx_set_checksum(struct sky2_port *sky2)
cd28ab6a 1111{
ea76e635 1112 struct sky2_rx_le *le = sky2_next_rx(sky2);
793b883e 1113
ea76e635
SH		 1114 le->addr = cpu_to_le32((ETH_HLEN << 16) | ETH_HLEN);
1115 le->ctrl = 0;
1116 le->opcode = OP_TCPSTART | HW_OWNER;
cd28ab6a 1117
ea76e635
SH		 1118 sky2_write32(sky2->hw,
1119 Q_ADDR(rxqaddr[sky2->port], Q_CSR),
1120 sky2->rx_csum ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
cd28ab6a
SH		 1121}
1122
6b1a3aef 1123/*
1124 * The RX Stop command will not work for Yukon-2 if the BMU does not
1125 * reach the end of packet and since we can't make sure that we have
1126 * incoming data, we must reset the BMU while it is not doing a DMA
1127 * transfer. Since it is possible that the RX path is still active,
1128 * the RX RAM buffer will be stopped first, so any possible incoming
1129 * data will not trigger a DMA. After the RAM buffer is stopped, the
1130 * BMU is polled until any DMA in progress is ended and only then it
1131 * will be reset.
1132 */
1133static void sky2_rx_stop(struct sky2_port *sky2)
1134{
1135 struct sky2_hw *hw = sky2->hw;
1136 unsigned rxq = rxqaddr[sky2->port];
1137 int i;
1138
1139 /* disable the RAM Buffer receive queue */
1140 sky2_write8(hw, RB_ADDR(rxq, RB_CTRL), RB_DIS_OP_MD);
1141
1142 for (i = 0; i < 0xffff; i++)
1143 if (sky2_read8(hw, RB_ADDR(rxq, Q_RSL))
1144 == sky2_read8(hw, RB_ADDR(rxq, Q_RL)))
1145 goto stopped;
1146
1147 printk(KERN_WARNING PFX "%s: receiver stop failed\n",
1148 sky2->netdev->name);
1149stopped:
1150 sky2_write32(hw, Q_ADDR(rxq, Q_CSR), BMU_RST_SET | BMU_FIFO_RST);
1151
1152 /* reset the Rx prefetch unit */
1153 sky2_write32(hw, Y2_QADDR(rxq, PREF_UNIT_CTRL), PREF_UNIT_RST_SET);
3d1454dd 1154 mmiowb();
6b1a3aef 1155}
793b883e 1156
d571b694 1157/* Clean out receive buffer area, assumes receiver hardware stopped */
cd28ab6a
SH		 1158static void sky2_rx_clean(struct sky2_port *sky2)
1159{
1160 unsigned i;
1161
1162 memset(sky2->rx_le, 0, RX_LE_BYTES);
793b883e 1163 for (i = 0; i < sky2->rx_pending; i++) {
291ea614 1164 struct rx_ring_info *re = sky2->rx_ring + i;
cd28ab6a
SH		 1165
1166 if (re->skb) {
14d0263f 1167 sky2_rx_unmap_skb(sky2->hw->pdev, re);
cd28ab6a
SH		 1168 kfree_skb(re->skb);
1169 re->skb = NULL;
1170 }
1171 }
bd1c6869 1172 skb_queue_purge(&sky2->rx_recycle);
cd28ab6a
SH		 1173}
1174
ef743d33 1175/* Basic MII support */
1176static int sky2_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1177{
1178 struct mii_ioctl_data *data = if_mii(ifr);
1179 struct sky2_port *sky2 = netdev_priv(dev);
1180 struct sky2_hw *hw = sky2->hw;
1181 int err = -EOPNOTSUPP;
1182
1183 if (!netif_running(dev))
1184 return -ENODEV; /* Phy still in reset */
1185
d89e1343 1186 switch (cmd) {
ef743d33 1187 case SIOCGMIIPHY:
1188 data->phy_id = PHY_ADDR_MARV;
1189
1190 /* fallthru */
1191 case SIOCGMIIREG: {
1192 u16 val = 0;
91c86df5 1193
e07b1aa8 1194 spin_lock_bh(&sky2->phy_lock);
ef743d33 1195 err = __gm_phy_read(hw, sky2->port, data->reg_num & 0x1f, &val);
e07b1aa8 1196 spin_unlock_bh(&sky2->phy_lock);
91c86df5 1197
ef743d33 1198 data->val_out = val;
1199 break;
1200 }
1201
1202 case SIOCSMIIREG:
1203 if (!capable(CAP_NET_ADMIN))
1204 return -EPERM;
1205
e07b1aa8 1206 spin_lock_bh(&sky2->phy_lock);
ef743d33 1207 err = gm_phy_write(hw, sky2->port, data->reg_num & 0x1f,
1208 data->val_in);
e07b1aa8 1209 spin_unlock_bh(&sky2->phy_lock);
ef743d33 1210 break;
1211 }
1212 return err;
1213}
1214
d1f13708 1215#ifdef SKY2_VLAN_TAG_USED
d494eacd 1216static void sky2_set_vlan_mode(struct sky2_hw *hw, u16 port, bool onoff)
d1f13708 1217{
d494eacd 1218 if (onoff) {
3d4e66f5
SH		 1219 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1220 RX_VLAN_STRIP_ON);
1221 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1222 TX_VLAN_TAG_ON);
1223 } else {
1224 sky2_write32(hw, SK_REG(port, RX_GMF_CTRL_T),
1225 RX_VLAN_STRIP_OFF);
1226 sky2_write32(hw, SK_REG(port, TX_GMF_CTRL_T),
1227 TX_VLAN_TAG_OFF);
1228 }
d494eacd
SH		 1229}
1230
1231static void sky2_vlan_rx_register(struct net_device *dev, struct vlan_group *grp)
1232{
1233 struct sky2_port *sky2 = netdev_priv(dev);
1234 struct sky2_hw *hw = sky2->hw;
1235 u16 port = sky2->port;
1236
1237 netif_tx_lock_bh(dev);
1238 napi_disable(&hw->napi);
1239
1240 sky2->vlgrp = grp;
1241 sky2_set_vlan_mode(hw, port, grp != NULL);
d1f13708 1242
d1d08d12 1243 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e 1244 napi_enable(&hw->napi);
2bb8c262 1245 netif_tx_unlock_bh(dev);
d1f13708 1246}
1247#endif
1248
bd1c6869
SH		 1249/* Amount of required worst case padding in rx buffer */
1250static inline unsigned sky2_rx_pad(const struct sky2_hw *hw)
1251{
1252 return (hw->flags & SKY2_HW_RAM_BUFFER) ? 8 : 2;
1253}
1254
82788c7a 1255/*
14d0263f
SH		 1256 * Allocate an skb for receiving. If the MTU is large enough
1257 * make the skb non-linear with a fragment list of pages.
82788c7a 1258 */
14d0263f 1259static struct sk_buff *sky2_rx_alloc(struct sky2_port *sky2)
82788c7a
SH		 1260{
1261 struct sk_buff *skb;
14d0263f 1262 int i;
82788c7a 1263
bd1c6869
SH		 1264 skb = __skb_dequeue(&sky2->rx_recycle);
1265 if (!skb)
1266 skb = netdev_alloc_skb(sky2->netdev, sky2->rx_data_size
1267 + sky2_rx_pad(sky2->hw));
1268 if (!skb)
1269 goto nomem;
1270
39dbd958 1271 if (sky2->hw->flags & SKY2_HW_RAM_BUFFER) {
f03b8654
SH		 1272 unsigned char *start;
1273 /*
1274 * Workaround for a bug in FIFO that cause hang
1275 * if the FIFO if the receive buffer is not 64 byte aligned.
1276 * The buffer returned from netdev_alloc_skb is
1277 * aligned except if slab debugging is enabled.
1278 */
f03b8654
SH		 1279 start = PTR_ALIGN(skb->data, 8);
1280 skb_reserve(skb, start - skb->data);
bd1c6869 1281 } else
f03b8654 1282 skb_reserve(skb, NET_IP_ALIGN);
14d0263f
SH		 1283
1284 for (i = 0; i < sky2->rx_nfrags; i++) {
1285 struct page *page = alloc_page(GFP_ATOMIC);
1286
1287 if (!page)
1288 goto free_partial;
1289 skb_fill_page_desc(skb, i, page, 0, PAGE_SIZE);
82788c7a
SH		 1290 }
1291
1292 return skb;
14d0263f
SH		 1293free_partial:
1294 kfree_skb(skb);
1295nomem:
1296 return NULL;
82788c7a
SH		 1297}
1298
55c9dd35
SH		 1299static inline void sky2_rx_update(struct sky2_port *sky2, unsigned rxq)
1300{
1301 sky2_put_idx(sky2->hw, rxq, sky2->rx_put);
1302}
1303
cd28ab6a
SH		 1304/*
1305 * Allocate and setup receiver buffer pool.
14d0263f
SH		 1306 * Normal case this ends up creating one list element for skb
1307 * in the receive ring. Worst case if using large MTU and each
1308 * allocation falls on a different 64 bit region, that results
1309 * in 6 list elements per ring entry.
1310 * One element is used for checksum enable/disable, and one
1311 * extra to avoid wrap.
cd28ab6a 1312 */
6b1a3aef 1313static int sky2_rx_start(struct sky2_port *sky2)
cd28ab6a 1314{
6b1a3aef 1315 struct sky2_hw *hw = sky2->hw;
14d0263f 1316 struct rx_ring_info *re;
6b1a3aef 1317 unsigned rxq = rxqaddr[sky2->port];
5f06eba4 1318 unsigned i, size, thresh;
cd28ab6a 1319
6b1a3aef 1320 sky2->rx_put = sky2->rx_next = 0;
af4ed7e6 1321 sky2_qset(hw, rxq);
977bdf06 1322
c3905bc4
SH		 1323 /* On PCI express lowering the watermark gives better performance */
1324 if (pci_find_capability(hw->pdev, PCI_CAP_ID_EXP))
1325 sky2_write32(hw, Q_ADDR(rxq, Q_WM), BMU_WM_PEX);
1326
1327 /* These chips have no ram buffer?
1328 * MAC Rx RAM Read is controlled by hardware */
8df9a876 1329 if (hw->chip_id == CHIP_ID_YUKON_EC_U &&
c3905bc4
SH		 1330 (hw->chip_rev == CHIP_REV_YU_EC_U_A1
1331 || hw->chip_rev == CHIP_REV_YU_EC_U_B0))
f449c7c1 1332 sky2_write32(hw, Q_ADDR(rxq, Q_TEST), F_M_RX_RAM_DIS);
977bdf06 1333
6b1a3aef 1334 sky2_prefetch_init(hw, rxq, sky2->rx_le_map, RX_LE_SIZE - 1);
1335
ea76e635
SH		 1336 if (!(hw->flags & SKY2_HW_NEW_LE))
1337 rx_set_checksum(sky2);
14d0263f
SH		 1338
1339 /* Space needed for frame data + headers rounded up */
f957da2a 1340 size = roundup(sky2->netdev->mtu + ETH_HLEN + VLAN_HLEN, 8);
14d0263f
SH		 1341
1342 /* Stopping point for hardware truncation */
1343 thresh = (size - 8) / sizeof(u32);
1344
5f06eba4 1345 sky2->rx_nfrags = size >> PAGE_SHIFT;
14d0263f
SH		 1346 BUG_ON(sky2->rx_nfrags > ARRAY_SIZE(re->frag_addr));
1347
5f06eba4
SH		 1348 /* Compute residue after pages */
1349 size -= sky2->rx_nfrags << PAGE_SHIFT;
14d0263f 1350
5f06eba4
SH		 1351 /* Optimize to handle small packets and headers */
1352 if (size < copybreak)
1353 size = copybreak;
1354 if (size < ETH_HLEN)
1355 size = ETH_HLEN;
14d0263f 1356
14d0263f
SH		 1357 sky2->rx_data_size = size;
1358
bd1c6869
SH		 1359 skb_queue_head_init(&sky2->rx_recycle);
1360
14d0263f 1361 /* Fill Rx ring */
793b883e 1362 for (i = 0; i < sky2->rx_pending; i++) {
14d0263f 1363 re = sky2->rx_ring + i;
cd28ab6a 1364
14d0263f 1365 re->skb = sky2_rx_alloc(sky2);
cd28ab6a
SH		 1366 if (!re->skb)
1367 goto nomem;
1368
454e6cb6
SH		 1369 if (sky2_rx_map_skb(hw->pdev, re, sky2->rx_data_size)) {
1370 dev_kfree_skb(re->skb);
1371 re->skb = NULL;
1372 goto nomem;
1373 }
1374
14d0263f 1375 sky2_rx_submit(sky2, re);
cd28ab6a
SH		 1376 }
1377
a1433ac4
SH		 1378 /*
1379 * The receiver hangs if it receives frames larger than the
1380 * packet buffer. As a workaround, truncate oversize frames, but
1381 * the register is limited to 9 bits, so if you do frames > 2052
1382 * you better get the MTU right!
1383 */
a1433ac4
SH		 1384 if (thresh > 0x1ff)
1385 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_OFF);
1386 else {
1387 sky2_write16(hw, SK_REG(sky2->port, RX_GMF_TR_THR), thresh);
1388 sky2_write32(hw, SK_REG(sky2->port, RX_GMF_CTRL_T), RX_TRUNC_ON);
1389 }
1390
6b1a3aef 1391 /* Tell chip about available buffers */
55c9dd35 1392 sky2_rx_update(sky2, rxq);
cd28ab6a
SH		 1393 return 0;
1394nomem:
1395 sky2_rx_clean(sky2);
1396 return -ENOMEM;
1397}
1398
1399/* Bring up network interface. */
1400static int sky2_up(struct net_device *dev)
1401{
1402 struct sky2_port *sky2 = netdev_priv(dev);
1403 struct sky2_hw *hw = sky2->hw;
1404 unsigned port = sky2->port;
e0c28116 1405 u32 imask, ramsize;
ee7abb04 1406 int cap, err = -ENOMEM;
843a46f4 1407 struct net_device *otherdev = hw->dev[sky2->port^1];
cd28ab6a 1408
ee7abb04
SH		 1409 /*
1410 * On dual port PCI-X card, there is an problem where status
1411 * can be received out of order due to split transactions
843a46f4 1412 */
ee7abb04
SH		 1413 if (otherdev && netif_running(otherdev) &&
1414 (cap = pci_find_capability(hw->pdev, PCI_CAP_ID_PCIX))) {
ee7abb04
SH		 1415 u16 cmd;
1416
b32f40c4 1417 cmd = sky2_pci_read16(hw, cap + PCI_X_CMD);
ee7abb04 1418 cmd &= ~PCI_X_CMD_MAX_SPLIT;
b32f40c4
SH		 1419 sky2_pci_write16(hw, cap + PCI_X_CMD, cmd);
1420
ee7abb04 1421 }
843a46f4 1422
55d7b4e6
SH		 1423 netif_carrier_off(dev);
1424
cd28ab6a
SH		 1425 /* must be power of 2 */
1426 sky2->tx_le = pci_alloc_consistent(hw->pdev,
793b883e
SH		 1427 TX_RING_SIZE *
1428 sizeof(struct sky2_tx_le),
cd28ab6a
SH		 1429 &sky2->tx_le_map);
1430 if (!sky2->tx_le)
1431 goto err_out;
1432
6cdbbdf3 1433 sky2->tx_ring = kcalloc(TX_RING_SIZE, sizeof(struct tx_ring_info),
cd28ab6a
SH		 1434 GFP_KERNEL);
1435 if (!sky2->tx_ring)
1436 goto err_out;
88f5f0ca
SH		 1437
1438 tx_init(sky2);
cd28ab6a
SH		 1439
1440 sky2->rx_le = pci_alloc_consistent(hw->pdev, RX_LE_BYTES,
1441 &sky2->rx_le_map);
1442 if (!sky2->rx_le)
1443 goto err_out;
1444 memset(sky2->rx_le, 0, RX_LE_BYTES);
1445
291ea614 1446 sky2->rx_ring = kcalloc(sky2->rx_pending, sizeof(struct rx_ring_info),
cd28ab6a
SH		 1447 GFP_KERNEL);
1448 if (!sky2->rx_ring)
1449 goto err_out;
1450
1451 sky2_mac_init(hw, port);
1452
e0c28116
SH		 1453 /* Register is number of 4K blocks on internal RAM buffer. */
1454 ramsize = sky2_read8(hw, B2_E_0) * 4;
1455 if (ramsize > 0) {
67712901 1456 u32 rxspace;
cd28ab6a 1457
39dbd958 1458 hw->flags |= SKY2_HW_RAM_BUFFER;
e0c28116 1459 pr_debug(PFX "%s: ram buffer %dK\n", dev->name, ramsize);
67712901
SH		 1460 if (ramsize < 16)
1461 rxspace = ramsize / 2;
1462 else
1463 rxspace = 8 + (2*(ramsize - 16))/3;
cd28ab6a 1464
67712901
SH		 1465 sky2_ramset(hw, rxqaddr[port], 0, rxspace);
1466 sky2_ramset(hw, txqaddr[port], rxspace, ramsize - rxspace);
1467
1468 /* Make sure SyncQ is disabled */
1469 sky2_write8(hw, RB_ADDR(port == 0 ? Q_XS1 : Q_XS2, RB_CTRL),
1470 RB_RST_SET);
1471 }
793b883e 1472
af4ed7e6 1473 sky2_qset(hw, txqaddr[port]);
5a5b1ea0 1474
69161611
SH		 1475 /* This is copied from sk98lin 10.0.5.3; no one tells me about erratta's */
1476 if (hw->chip_id == CHIP_ID_YUKON_EX && hw->chip_rev == CHIP_REV_YU_EX_B0)
1477 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_TEST), F_TX_CHK_AUTO_OFF);
1478
977bdf06 1479 /* Set almost empty threshold */
c2716fb4
SH		 1480 if (hw->chip_id == CHIP_ID_YUKON_EC_U
1481 && hw->chip_rev == CHIP_REV_YU_EC_U_A0)
b628ed98 1482 sky2_write16(hw, Q_ADDR(txqaddr[port], Q_AL), ECU_TXFF_LEV);
5a5b1ea0 1483
6b1a3aef 1484 sky2_prefetch_init(hw, txqaddr[port], sky2->tx_le_map,
1485 TX_RING_SIZE - 1);
cd28ab6a 1486
d494eacd
SH		 1487#ifdef SKY2_VLAN_TAG_USED
1488 sky2_set_vlan_mode(hw, port, sky2->vlgrp != NULL);
1489#endif
1490
f6caa14a
MM		 1491 sky2->restarting = 0;
1492
6b1a3aef 1493 err = sky2_rx_start(sky2);
6de16237 1494 if (err)
cd28ab6a
SH		 1495 goto err_out;
1496
cd28ab6a 1497 /* Enable interrupts from phy/mac for port */
e07b1aa8 1498 imask = sky2_read32(hw, B0_IMSK);
f4ea431b 1499 imask |= portirq_msk[port];
e07b1aa8 1500 sky2_write32(hw, B0_IMSK, imask);
1fd82f3c 1501 sky2_read32(hw, B0_IMSK);
e07b1aa8 1502
a7bffe72 1503 sky2_set_multicast(dev);
a11da890 1504
f6caa14a
MM		 1505 /* wake queue incase we are restarting */
1506 netif_wake_queue(dev);
1507
a11da890
AD		 1508 if (netif_msg_ifup(sky2))
1509 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
cd28ab6a
SH		 1510 return 0;
1511
1512err_out:
1b537565 1513 if (sky2->rx_le) {
cd28ab6a
SH		 1514 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1515 sky2->rx_le, sky2->rx_le_map);
1b537565
SH		 1516 sky2->rx_le = NULL;
1517 }
1518 if (sky2->tx_le) {
cd28ab6a
SH		 1519 pci_free_consistent(hw->pdev,
1520 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1521 sky2->tx_le, sky2->tx_le_map);
1b537565
SH		 1522 sky2->tx_le = NULL;
1523 }
1524 kfree(sky2->tx_ring);
1525 kfree(sky2->rx_ring);
cd28ab6a 1526
1b537565
SH		 1527 sky2->tx_ring = NULL;
1528 sky2->rx_ring = NULL;
cd28ab6a
SH		 1529 return err;
1530}
1531
793b883e
SH		 1532/* Modular subtraction in ring */
1533static inline int tx_dist(unsigned tail, unsigned head)
1534{
cb5d9547 1535 return (head - tail) & (TX_RING_SIZE - 1);
793b883e 1536}
cd28ab6a 1537
793b883e
SH		 1538/* Number of list elements available for next tx */
1539static inline int tx_avail(const struct sky2_port *sky2)
cd28ab6a 1540{
f6caa14a
MM		 1541 if (unlikely(sky2->restarting))
1542 return 0;
793b883e 1543 return sky2->tx_pending - tx_dist(sky2->tx_cons, sky2->tx_prod);
cd28ab6a
SH		 1544}
1545
793b883e 1546/* Estimate of number of transmit list elements required */
28bd181a 1547static unsigned tx_le_req(const struct sk_buff *skb)
cd28ab6a 1548{
793b883e
SH		 1549 unsigned count;
1550
1551 count = sizeof(dma_addr_t) / sizeof(u32);
1552 count += skb_shinfo(skb)->nr_frags * count;
1553
89114afd 1554 if (skb_is_gso(skb))
793b883e
SH		 1555 ++count;
1556
84fa7933 1557 if (skb->ip_summed == CHECKSUM_PARTIAL)
793b883e
SH		 1558 ++count;
1559
1560 return count;
cd28ab6a
SH		 1561}
1562
793b883e
SH		 1563/*
1564 * Put one packet in ring for transmit.
1565 * A single packet can generate multiple list elements, and
1566 * the number of ring elements will probably be less than the number
1567 * of list elements used.
1568 */
cd28ab6a
SH		 1569static int sky2_xmit_frame(struct sk_buff *skb, struct net_device *dev)
1570{
1571 struct sky2_port *sky2 = netdev_priv(dev);
1572 struct sky2_hw *hw = sky2->hw;
d1f13708 1573 struct sky2_tx_le *le = NULL;
6cdbbdf3 1574 struct tx_ring_info *re;
454e6cb6 1575 unsigned i, len, first_slot;
cd28ab6a 1576 dma_addr_t mapping;
cd28ab6a
SH		 1577 u16 mss;
1578 u8 ctrl;
1579
2bb8c262
SH		 1580 if (unlikely(tx_avail(sky2) < tx_le_req(skb)))
1581 return NETDEV_TX_BUSY;
cd28ab6a 1582
cd28ab6a
SH		 1583 len = skb_headlen(skb);
1584 mapping = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
793b883e 1585
454e6cb6
SH		 1586 if (pci_dma_mapping_error(hw->pdev, mapping))
1587 goto mapping_error;
1588
1589 first_slot = sky2->tx_prod;
1590 if (unlikely(netif_msg_tx_queued(sky2)))
1591 printk(KERN_DEBUG "%s: tx queued, slot %u, len %d\n",
1592 dev->name, first_slot, skb->len);
1593
86c6887e
SH		 1594 /* Send high bits if needed */
1595 if (sizeof(dma_addr_t) > sizeof(u32)) {
793b883e 1596 le = get_tx_le(sky2);
86c6887e 1597 le->addr = cpu_to_le32(upper_32_bits(mapping));
793b883e 1598 le->opcode = OP_ADDR64 | HW_OWNER;
793b883e 1599 }
cd28ab6a
SH		 1600
1601 /* Check for TCP Segmentation Offload */
7967168c 1602 mss = skb_shinfo(skb)->gso_size;
793b883e 1603 if (mss != 0) {
ea76e635
SH		 1604
1605 if (!(hw->flags & SKY2_HW_NEW_LE))
69161611
SH		 1606 mss += ETH_HLEN + ip_hdrlen(skb) + tcp_hdrlen(skb);
1607
1608 if (mss != sky2->tx_last_mss) {
1609 le = get_tx_le(sky2);
1610 le->addr = cpu_to_le32(mss);
ea76e635
SH		 1611
1612 if (hw->flags & SKY2_HW_NEW_LE)
69161611
SH		 1613 le->opcode = OP_MSS | HW_OWNER;
1614 else
1615 le->opcode = OP_LRGLEN | HW_OWNER;
e07560cd 1616 sky2->tx_last_mss = mss;
1617 }
cd28ab6a
SH		 1618 }
1619
cd28ab6a 1620 ctrl = 0;
d1f13708 1621#ifdef SKY2_VLAN_TAG_USED
1622 /* Add VLAN tag, can piggyback on LRGLEN or ADDR64 */
1623 if (sky2->vlgrp && vlan_tx_tag_present(skb)) {
1624 if (!le) {
1625 le = get_tx_le(sky2);
f65b138c 1626 le->addr = 0;
d1f13708 1627 le->opcode = OP_VLAN|HW_OWNER;
d1f13708 1628 } else
1629 le->opcode |= OP_VLAN;
1630 le->length = cpu_to_be16(vlan_tx_tag_get(skb));
1631 ctrl |= INS_VLAN;
1632 }
1633#endif
1634
1635 /* Handle TCP checksum offload */
84fa7933 1636 if (skb->ip_summed == CHECKSUM_PARTIAL) {
69161611 1637 /* On Yukon EX (some versions) encoding change. */
ea76e635 1638 if (hw->flags & SKY2_HW_AUTO_TX_SUM)
69161611
SH		 1639 ctrl |= CALSUM; /* auto checksum */
1640 else {
1641 const unsigned offset = skb_transport_offset(skb);
1642 u32 tcpsum;
1643
1644 tcpsum = offset << 16; /* sum start */
1645 tcpsum |= offset + skb->csum_offset; /* sum write */
1646
1647 ctrl |= CALSUM | WR_SUM | INIT_SUM | LOCK_SUM;
1648 if (ip_hdr(skb)->protocol == IPPROTO_UDP)
1649 ctrl |= UDPTCP;
1650
1651 if (tcpsum != sky2->tx_tcpsum) {
1652 sky2->tx_tcpsum = tcpsum;
1653
1654 le = get_tx_le(sky2);
1655 le->addr = cpu_to_le32(tcpsum);
1656 le->length = 0; /* initial checksum value */
1657 le->ctrl = 1; /* one packet */
1658 le->opcode = OP_TCPLISW | HW_OWNER;
1659 }
1d179332 1660 }
cd28ab6a
SH		 1661 }
1662
1663 le = get_tx_le(sky2);
f65b138c 1664 le->addr = cpu_to_le32((u32) mapping);
cd28ab6a
SH		 1665 le->length = cpu_to_le16(len);
1666 le->ctrl = ctrl;
793b883e 1667 le->opcode = mss ? (OP_LARGESEND | HW_OWNER) : (OP_PACKET | HW_OWNER);
cd28ab6a 1668
291ea614 1669 re = tx_le_re(sky2, le);
cd28ab6a 1670 re->skb = skb;
6cdbbdf3 1671 pci_unmap_addr_set(re, mapaddr, mapping);
291ea614 1672 pci_unmap_len_set(re, maplen, len);
cd28ab6a
SH		 1673
1674 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
291ea614 1675 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
cd28ab6a
SH		 1676
1677 mapping = pci_map_page(hw->pdev, frag->page, frag->page_offset,
1678 frag->size, PCI_DMA_TODEVICE);
86c6887e 1679
454e6cb6
SH		 1680 if (pci_dma_mapping_error(hw->pdev, mapping))
1681 goto mapping_unwind;
1682
86c6887e 1683 if (sizeof(dma_addr_t) > sizeof(u32)) {
793b883e 1684 le = get_tx_le(sky2);
86c6887e 1685 le->addr = cpu_to_le32(upper_32_bits(mapping));
793b883e
SH		 1686 le->ctrl = 0;
1687 le->opcode = OP_ADDR64 | HW_OWNER;
cd28ab6a
SH		 1688 }
1689
1690 le = get_tx_le(sky2);
f65b138c 1691 le->addr = cpu_to_le32((u32) mapping);
cd28ab6a
SH		 1692 le->length = cpu_to_le16(frag->size);
1693 le->ctrl = ctrl;
793b883e 1694 le->opcode = OP_BUFFER | HW_OWNER;
cd28ab6a 1695
291ea614
SH		 1696 re = tx_le_re(sky2, le);
1697 re->skb = skb;
1698 pci_unmap_addr_set(re, mapaddr, mapping);
1699 pci_unmap_len_set(re, maplen, frag->size);
cd28ab6a 1700 }
6cdbbdf3 1701
cd28ab6a
SH		 1702 le->ctrl |= EOP;
1703
97bda706 1704 if (tx_avail(sky2) <= MAX_SKB_TX_LE)
1705 netif_stop_queue(dev);
b19666d9 1706
290d4de5 1707 sky2_put_idx(hw, txqaddr[sky2->port], sky2->tx_prod);
cd28ab6a 1708
cd28ab6a 1709 return NETDEV_TX_OK;
454e6cb6
SH		 1710
1711mapping_unwind:
1712 for (i = first_slot; i != sky2->tx_prod; i = RING_NEXT(i, TX_RING_SIZE)) {
1713 le = sky2->tx_le + i;
1714 re = sky2->tx_ring + i;
1715
1716 switch(le->opcode & ~HW_OWNER) {
1717 case OP_LARGESEND:
1718 case OP_PACKET:
1719 pci_unmap_single(hw->pdev,
1720 pci_unmap_addr(re, mapaddr),
1721 pci_unmap_len(re, maplen),
1722 PCI_DMA_TODEVICE);
1723 break;
1724 case OP_BUFFER:
1725 pci_unmap_page(hw->pdev, pci_unmap_addr(re, mapaddr),
1726 pci_unmap_len(re, maplen),
1727 PCI_DMA_TODEVICE);
1728 break;
1729 }
1730 }
1731
1732 sky2->tx_prod = first_slot;
1733mapping_error:
1734 if (net_ratelimit())
1735 dev_warn(&hw->pdev->dev, "%s: tx mapping error\n", dev->name);
1736 dev_kfree_skb(skb);
1737 return NETDEV_TX_OK;
cd28ab6a
SH		 1738}
1739
cd28ab6a 1740/*
793b883e
SH		 1741 * Free ring elements from starting at tx_cons until "done"
1742 *
1743 * NB: the hardware will tell us about partial completion of multi-part
291ea614 1744 * buffers so make sure not to free skb to early.
cd28ab6a 1745 */
d11c13e7 1746static void sky2_tx_complete(struct sky2_port *sky2, u16 done)
cd28ab6a 1747{
d11c13e7 1748 struct net_device *dev = sky2->netdev;
af2a58ac 1749 struct pci_dev *pdev = sky2->hw->pdev;
291ea614 1750 unsigned idx;
cd28ab6a 1751
0e3ff6aa 1752 BUG_ON(done >= TX_RING_SIZE);
2224795d 1753
291ea614
SH		 1754 for (idx = sky2->tx_cons; idx != done;
1755 idx = RING_NEXT(idx, TX_RING_SIZE)) {
1756 struct sky2_tx_le *le = sky2->tx_le + idx;
1757 struct tx_ring_info *re = sky2->tx_ring + idx;
1758
1759 switch(le->opcode & ~HW_OWNER) {
1760 case OP_LARGESEND:
1761 case OP_PACKET:
1762 pci_unmap_single(pdev,
1763 pci_unmap_addr(re, mapaddr),
1764 pci_unmap_len(re, maplen),
1765 PCI_DMA_TODEVICE);
af2a58ac 1766 break;
291ea614
SH		 1767 case OP_BUFFER:
1768 pci_unmap_page(pdev, pci_unmap_addr(re, mapaddr),
1769 pci_unmap_len(re, maplen),
734d1868 1770 PCI_DMA_TODEVICE);
291ea614
SH		 1771 break;
1772 }
1773
1774 if (le->ctrl & EOP) {
bd1c6869
SH		 1775 struct sk_buff *skb = re->skb;
1776
291ea614
SH		 1777 if (unlikely(netif_msg_tx_done(sky2)))
1778 printk(KERN_DEBUG "%s: tx done %u\n",
1779 dev->name, idx);
3cf26753 1780
7138a0f5 1781 dev->stats.tx_packets++;
bd1c6869
SH		 1782 dev->stats.tx_bytes += skb->len;
1783
1784 if (skb_queue_len(&sky2->rx_recycle) < sky2->rx_pending
1785 && skb_recycle_check(skb, sky2->rx_data_size
1786 + sky2_rx_pad(sky2->hw)))
1787 __skb_queue_head(&sky2->rx_recycle, skb);
1788 else
1789 dev_kfree_skb_any(skb);
2bf56fe2 1790
3cf26753 1791 sky2->tx_next = RING_NEXT(idx, TX_RING_SIZE);
cd28ab6a 1792 }
793b883e 1793 }
793b883e 1794
291ea614 1795 sky2->tx_cons = idx;
50432cb5
SH		 1796 smp_mb();
1797
22e11703 1798 if (tx_avail(sky2) > MAX_SKB_TX_LE + 4)
cd28ab6a 1799 netif_wake_queue(dev);
cd28ab6a
SH		 1800}
1801
1802/* Cleanup all untransmitted buffers, assume transmitter not running */
2bb8c262 1803static void sky2_tx_clean(struct net_device *dev)
cd28ab6a 1804{
2bb8c262
SH		 1805 struct sky2_port *sky2 = netdev_priv(dev);
1806
1807 netif_tx_lock_bh(dev);
d11c13e7 1808 sky2_tx_complete(sky2, sky2->tx_prod);
2bb8c262 1809 netif_tx_unlock_bh(dev);
cd28ab6a
SH		 1810}
1811
1812/* Network shutdown */
1813static int sky2_down(struct net_device *dev)
1814{
1815 struct sky2_port *sky2 = netdev_priv(dev);
1816 struct sky2_hw *hw = sky2->hw;
1817 unsigned port = sky2->port;
1818 u16 ctrl;
e07b1aa8 1819 u32 imask;
cd28ab6a 1820
1b537565
SH		 1821 /* Never really got started! */
1822 if (!sky2->tx_le)
1823 return 0;
1824
cd28ab6a
SH		 1825 if (netif_msg_ifdown(sky2))
1826 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
1827
f6caa14a
MM		 1828 /* explicitly shut off tx incase we're restarting */
1829 sky2->restarting = 1;
1830 netif_tx_disable(dev);
1831
d104acaf
SH		 1832 /* Force flow control off */
1833 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
793b883e 1834
cd28ab6a
SH		 1835 /* Stop transmitter */
1836 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_STOP);
1837 sky2_read32(hw, Q_ADDR(txqaddr[port], Q_CSR));
1838
1839 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
793b883e 1840 RB_RST_SET | RB_DIS_OP_MD);
cd28ab6a
SH		 1841
1842 ctrl = gma_read16(hw, port, GM_GP_CTRL);
793b883e 1843 ctrl &= ~(GM_GPCR_TX_ENA | GM_GPCR_RX_ENA);
cd28ab6a
SH		 1844 gma_write16(hw, port, GM_GP_CTRL, ctrl);
1845
1846 sky2_write8(hw, SK_REG(port, GPHY_CTRL), GPC_RST_SET);
1847
1848 /* Workaround shared GMAC reset */
793b883e
SH		 1849 if (!(hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0
1850 && port == 0 && hw->dev[1] && netif_running(hw->dev[1])))
cd28ab6a
SH		 1851 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_RST_SET);
1852
1853 /* Disable Force Sync bit and Enable Alloc bit */
1854 sky2_write8(hw, SK_REG(port, TXA_CTRL),
1855 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
1856
1857 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
1858 sky2_write32(hw, SK_REG(port, TXA_ITI_INI), 0L);
1859 sky2_write32(hw, SK_REG(port, TXA_LIM_INI), 0L);
1860
1861 /* Reset the PCI FIFO of the async Tx queue */
793b883e
SH		 1862 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR),
1863 BMU_RST_SET | BMU_FIFO_RST);
cd28ab6a
SH		 1864
1865 /* Reset the Tx prefetch units */
1866 sky2_write32(hw, Y2_QADDR(txqaddr[port], PREF_UNIT_CTRL),
1867 PREF_UNIT_RST_SET);
1868
1869 sky2_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
1870
cd28ab6a
SH		 1871 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
1872 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
1873
6c83504f
SH		 1874 /* Force any delayed status interrrupt and NAPI */
1875 sky2_write32(hw, STAT_LEV_TIMER_CNT, 0);
1876 sky2_write32(hw, STAT_TX_TIMER_CNT, 0);
1877 sky2_write32(hw, STAT_ISR_TIMER_CNT, 0);
1878 sky2_read8(hw, STAT_ISR_TIMER_CTRL);
1879
a947a39d
MM		 1880 sky2_rx_stop(sky2);
1881
1882 /* Disable port IRQ */
1883 imask = sky2_read32(hw, B0_IMSK);
1884 imask &= ~portirq_msk[port];
1885 sky2_write32(hw, B0_IMSK, imask);
1886 sky2_read32(hw, B0_IMSK);
1887
6c83504f
SH		 1888 synchronize_irq(hw->pdev->irq);
1889 napi_synchronize(&hw->napi);
1890
b96936da 1891 sky2_phy_power_down(hw, port);
d3bcfbeb 1892
d571b694 1893 /* turn off LED's */
cd28ab6a
SH		 1894 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
1895
2bb8c262 1896 sky2_tx_clean(dev);
cd28ab6a
SH		 1897 sky2_rx_clean(sky2);
1898
1899 pci_free_consistent(hw->pdev, RX_LE_BYTES,
1900 sky2->rx_le, sky2->rx_le_map);
1901 kfree(sky2->rx_ring);
1902
1903 pci_free_consistent(hw->pdev,
1904 TX_RING_SIZE * sizeof(struct sky2_tx_le),
1905 sky2->tx_le, sky2->tx_le_map);
1906 kfree(sky2->tx_ring);
1907
1b537565
SH		 1908 sky2->tx_le = NULL;
1909 sky2->rx_le = NULL;
1910
1911 sky2->rx_ring = NULL;
1912 sky2->tx_ring = NULL;
1913
cd28ab6a
SH		 1914 return 0;
1915}
1916
1917static u16 sky2_phy_speed(const struct sky2_hw *hw, u16 aux)
1918{
ea76e635 1919 if (hw->flags & SKY2_HW_FIBRE_PHY)
793b883e
SH		 1920 return SPEED_1000;
1921
05745c4a
SH		 1922 if (!(hw->flags & SKY2_HW_GIGABIT)) {
1923 if (aux & PHY_M_PS_SPEED_100)
1924 return SPEED_100;
1925 else
1926 return SPEED_10;
1927 }
cd28ab6a
SH		 1928
1929 switch (aux & PHY_M_PS_SPEED_MSK) {
1930 case PHY_M_PS_SPEED_1000:
1931 return SPEED_1000;
1932 case PHY_M_PS_SPEED_100:
1933 return SPEED_100;
1934 default:
1935 return SPEED_10;
1936 }
1937}
1938
1939static void sky2_link_up(struct sky2_port *sky2)
1940{
1941 struct sky2_hw *hw = sky2->hw;
1942 unsigned port = sky2->port;
1943 u16 reg;
16ad91e1
SH		 1944 static const char *fc_name[] = {
1945 [FC_NONE] = "none",
1946 [FC_TX] = "tx",
1947 [FC_RX] = "rx",
1948 [FC_BOTH] = "both",
1949 };
cd28ab6a 1950
cd28ab6a 1951 /* enable Rx/Tx */
2eaba1a2 1952 reg = gma_read16(hw, port, GM_GP_CTRL);
cd28ab6a
SH		 1953 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1954 gma_write16(hw, port, GM_GP_CTRL, reg);
cd28ab6a
SH		 1955
1956 gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1957
1958 netif_carrier_on(sky2->netdev);
cd28ab6a 1959
75e80683 1960 mod_timer(&hw->watchdog_timer, jiffies + 1);
32c2c300 1961
cd28ab6a 1962 /* Turn on link LED */
793b883e 1963 sky2_write8(hw, SK_REG(port, LNK_LED_REG),
cd28ab6a
SH		 1964 LINKLED_ON | LINKLED_BLINK_OFF | LINKLED_LINKSYNC_OFF);
1965
1966 if (netif_msg_link(sky2))
1967 printk(KERN_INFO PFX
d571b694 1968 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
cd28ab6a
SH		 1969 sky2->netdev->name, sky2->speed,
1970 sky2->duplex == DUPLEX_FULL ? "full" : "half",
16ad91e1 1971 fc_name[sky2->flow_status]);
cd28ab6a
SH		 1972}
1973
1974static void sky2_link_down(struct sky2_port *sky2)
1975{
1976 struct sky2_hw *hw = sky2->hw;
1977 unsigned port = sky2->port;
1978 u16 reg;
1979
1980 gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
1981
1982 reg = gma_read16(hw, port, GM_GP_CTRL);
1983 reg &= ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA);
1984 gma_write16(hw, port, GM_GP_CTRL, reg);
cd28ab6a 1985
cd28ab6a 1986 netif_carrier_off(sky2->netdev);
cd28ab6a
SH		 1987
1988 /* Turn on link LED */
1989 sky2_write8(hw, SK_REG(port, LNK_LED_REG), LINKLED_OFF);
1990
1991 if (netif_msg_link(sky2))
1992 printk(KERN_INFO PFX "%s: Link is down.\n", sky2->netdev->name);
2eaba1a2 1993
cd28ab6a
SH		 1994 sky2_phy_init(hw, port);
1995}
1996
16ad91e1
SH		 1997static enum flow_control sky2_flow(int rx, int tx)
1998{
1999 if (rx)
2000 return tx ? FC_BOTH : FC_RX;
2001 else
2002 return tx ? FC_TX : FC_NONE;
2003}
2004
793b883e
SH		 2005static int sky2_autoneg_done(struct sky2_port *sky2, u16 aux)
2006{
2007 struct sky2_hw *hw = sky2->hw;
2008 unsigned port = sky2->port;
da4c1ff4 2009 u16 advert, lpa;
793b883e 2010
da4c1ff4 2011 advert = gm_phy_read(hw, port, PHY_MARV_AUNE_ADV);
793b883e 2012 lpa = gm_phy_read(hw, port, PHY_MARV_AUNE_LP);
793b883e
SH		 2013 if (lpa & PHY_M_AN_RF) {
2014 printk(KERN_ERR PFX "%s: remote fault", sky2->netdev->name);
2015 return -1;
2016 }
2017
793b883e
SH		 2018 if (!(aux & PHY_M_PS_SPDUP_RES)) {
2019 printk(KERN_ERR PFX "%s: speed/duplex mismatch",
2020 sky2->netdev->name);
2021 return -1;
2022 }
2023
793b883e 2024 sky2->speed = sky2_phy_speed(hw, aux);
7c74ac1c 2025 sky2->duplex = (aux & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
793b883e 2026
da4c1ff4
SH		 2027 /* Since the pause result bits seem to in different positions on
2028 * different chips. look at registers.
2029 */
ea76e635 2030 if (hw->flags & SKY2_HW_FIBRE_PHY) {
da4c1ff4
SH		 2031 /* Shift for bits in fiber PHY */
2032 advert &= ~(ADVERTISE_PAUSE_CAP|ADVERTISE_PAUSE_ASYM);
2033 lpa &= ~(LPA_PAUSE_CAP|LPA_PAUSE_ASYM);
2034
2035 if (advert & ADVERTISE_1000XPAUSE)
2036 advert |= ADVERTISE_PAUSE_CAP;
2037 if (advert & ADVERTISE_1000XPSE_ASYM)
2038 advert |= ADVERTISE_PAUSE_ASYM;
2039 if (lpa & LPA_1000XPAUSE)
2040 lpa |= LPA_PAUSE_CAP;
2041 if (lpa & LPA_1000XPAUSE_ASYM)
2042 lpa |= LPA_PAUSE_ASYM;
2043 }
793b883e 2044
da4c1ff4
SH		 2045 sky2->flow_status = FC_NONE;
2046 if (advert & ADVERTISE_PAUSE_CAP) {
2047 if (lpa & LPA_PAUSE_CAP)
2048 sky2->flow_status = FC_BOTH;
2049 else if (advert & ADVERTISE_PAUSE_ASYM)
2050 sky2->flow_status = FC_RX;
2051 } else if (advert & ADVERTISE_PAUSE_ASYM) {
2052 if ((lpa & LPA_PAUSE_CAP) && (lpa & LPA_PAUSE_ASYM))
2053 sky2->flow_status = FC_TX;
2054 }
793b883e 2055
16ad91e1 2056 if (sky2->duplex == DUPLEX_HALF && sky2->speed < SPEED_1000
93745494 2057 && !(hw->chip_id == CHIP_ID_YUKON_EC_U || hw->chip_id == CHIP_ID_YUKON_EX))
16ad91e1 2058 sky2->flow_status = FC_NONE;
2eaba1a2 2059
da4c1ff4 2060 if (sky2->flow_status & FC_TX)
793b883e
SH		 2061 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
2062 else
2063 sky2_write8(hw, SK_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
2064
2065 return 0;
2066}
cd28ab6a 2067
e07b1aa8
SH		 2068/* Interrupt from PHY */
2069static void sky2_phy_intr(struct sky2_hw *hw, unsigned port)
cd28ab6a 2070{
e07b1aa8
SH		 2071 struct net_device *dev = hw->dev[port];
2072 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a
SH		 2073 u16 istatus, phystat;
2074
ebc646f6
SH		 2075 if (!netif_running(dev))
2076 return;
2077
e07b1aa8
SH		 2078 spin_lock(&sky2->phy_lock);
2079 istatus = gm_phy_read(hw, port, PHY_MARV_INT_STAT);
2080 phystat = gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
2081
cd28ab6a
SH		 2082 if (netif_msg_intr(sky2))
2083 printk(KERN_INFO PFX "%s: phy interrupt status 0x%x 0x%x\n",
2084 sky2->netdev->name, istatus, phystat);
2085
2eaba1a2 2086 if (sky2->autoneg == AUTONEG_ENABLE && (istatus & PHY_M_IS_AN_COMPL)) {
793b883e
SH		 2087 if (sky2_autoneg_done(sky2, phystat) == 0)
2088 sky2_link_up(sky2);
2089 goto out;
2090 }
cd28ab6a 2091
793b883e
SH		 2092 if (istatus & PHY_M_IS_LSP_CHANGE)
2093 sky2->speed = sky2_phy_speed(hw, phystat);
cd28ab6a 2094
793b883e
SH		 2095 if (istatus & PHY_M_IS_DUP_CHANGE)
2096 sky2->duplex =
2097 (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
cd28ab6a 2098
793b883e
SH		 2099 if (istatus & PHY_M_IS_LST_CHANGE) {
2100 if (phystat & PHY_M_PS_LINK_UP)
cd28ab6a 2101 sky2_link_up(sky2);
793b883e
SH		 2102 else
2103 sky2_link_down(sky2);
cd28ab6a 2104 }
793b883e 2105out:
e07b1aa8 2106 spin_unlock(&sky2->phy_lock);
cd28ab6a
SH		 2107}
2108
62335ab0 2109/* Transmit timeout is only called if we are running, carrier is up
302d1252
SH		 2110 * and tx queue is full (stopped).
2111 */
cd28ab6a
SH		 2112static void sky2_tx_timeout(struct net_device *dev)
2113{
2114 struct sky2_port *sky2 = netdev_priv(dev);
8cc048e3 2115 struct sky2_hw *hw = sky2->hw;
cd28ab6a
SH		 2116
2117 if (netif_msg_timer(sky2))
2118 printk(KERN_ERR PFX "%s: tx timeout\n", dev->name);
2119
8f24664d 2120 printk(KERN_DEBUG PFX "%s: transmit ring %u .. %u report=%u done=%u\n",
62335ab0
SH		 2121 dev->name, sky2->tx_cons, sky2->tx_prod,
2122 sky2_read16(hw, sky2->port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
2123 sky2_read16(hw, Q_ADDR(txqaddr[sky2->port], Q_DONE)));
8f24664d 2124
81906791
SH		 2125 /* can't restart safely under softirq */
2126 schedule_work(&hw->restart_work);
cd28ab6a
SH		 2127}
2128
2129static int sky2_change_mtu(struct net_device *dev, int new_mtu)
2130{
6b1a3aef 2131 struct sky2_port *sky2 = netdev_priv(dev);
2132 struct sky2_hw *hw = sky2->hw;
b628ed98 2133 unsigned port = sky2->port;
6b1a3aef 2134 int err;
2135 u16 ctl, mode;
e07b1aa8 2136 u32 imask;
cd28ab6a
SH		 2137
2138 if (new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
2139 return -EINVAL;
2140
05745c4a
SH		 2141 if (new_mtu > ETH_DATA_LEN &&
2142 (hw->chip_id == CHIP_ID_YUKON_FE ||
2143 hw->chip_id == CHIP_ID_YUKON_FE_P))
d2adf4f6
SH		 2144 return -EINVAL;
2145
6b1a3aef 2146 if (!netif_running(dev)) {
2147 dev->mtu = new_mtu;
2148 return 0;
2149 }
2150
e07b1aa8 2151 imask = sky2_read32(hw, B0_IMSK);
6b1a3aef 2152 sky2_write32(hw, B0_IMSK, 0);
2153
018d1c66 2154 dev->trans_start = jiffies; /* prevent tx timeout */
2155 netif_stop_queue(dev);
bea3348e 2156 napi_disable(&hw->napi);
018d1c66 2157
e07b1aa8
SH		 2158 synchronize_irq(hw->pdev->irq);
2159
39dbd958 2160 if (!(hw->flags & SKY2_HW_RAM_BUFFER))
69161611 2161 sky2_set_tx_stfwd(hw, port);
b628ed98
SH		 2162
2163 ctl = gma_read16(hw, port, GM_GP_CTRL);
2164 gma_write16(hw, port, GM_GP_CTRL, ctl & ~GM_GPCR_RX_ENA);
6b1a3aef 2165 sky2_rx_stop(sky2);
2166 sky2_rx_clean(sky2);
cd28ab6a
SH		 2167
2168 dev->mtu = new_mtu;
14d0263f 2169
6b1a3aef 2170 mode = DATA_BLIND_VAL(DATA_BLIND_DEF) |
2171 GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
2172
2173 if (dev->mtu > ETH_DATA_LEN)
2174 mode |= GM_SMOD_JUMBO_ENA;
2175
b628ed98 2176 gma_write16(hw, port, GM_SERIAL_MODE, mode);
cd28ab6a 2177
b628ed98 2178 sky2_write8(hw, RB_ADDR(rxqaddr[port], RB_CTRL), RB_ENA_OP_MD);
cd28ab6a 2179
6b1a3aef 2180 err = sky2_rx_start(sky2);
e07b1aa8 2181 sky2_write32(hw, B0_IMSK, imask);
018d1c66 2182
d1d08d12 2183 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e
SH		 2184 napi_enable(&hw->napi);
2185
1b537565
SH		 2186 if (err)
2187 dev_close(dev);
2188 else {
b628ed98 2189 gma_write16(hw, port, GM_GP_CTRL, ctl);
1b537565 2190
1b537565
SH		 2191 netif_wake_queue(dev);
2192 }
2193
cd28ab6a
SH		 2194 return err;
2195}
2196
14d0263f
SH		 2197/* For small just reuse existing skb for next receive */
2198static struct sk_buff *receive_copy(struct sky2_port *sky2,
2199 const struct rx_ring_info *re,
2200 unsigned length)
2201{
2202 struct sk_buff *skb;
2203
2204 skb = netdev_alloc_skb(sky2->netdev, length + 2);
2205 if (likely(skb)) {
2206 skb_reserve(skb, 2);
2207 pci_dma_sync_single_for_cpu(sky2->hw->pdev, re->data_addr,
2208 length, PCI_DMA_FROMDEVICE);
d626f62b 2209 skb_copy_from_linear_data(re->skb, skb->data, length);
14d0263f
SH		 2210 skb->ip_summed = re->skb->ip_summed;
2211 skb->csum = re->skb->csum;
2212 pci_dma_sync_single_for_device(sky2->hw->pdev, re->data_addr,
2213 length, PCI_DMA_FROMDEVICE);
2214 re->skb->ip_summed = CHECKSUM_NONE;
489b10c1 2215 skb_put(skb, length);
14d0263f
SH		 2216 }
2217 return skb;
2218}
2219
2220/* Adjust length of skb with fragments to match received data */
2221static void skb_put_frags(struct sk_buff *skb, unsigned int hdr_space,
2222 unsigned int length)
2223{
2224 int i, num_frags;
2225 unsigned int size;
2226
2227 /* put header into skb */
2228 size = min(length, hdr_space);
2229 skb->tail += size;
2230 skb->len += size;
2231 length -= size;
2232
2233 num_frags = skb_shinfo(skb)->nr_frags;
2234 for (i = 0; i < num_frags; i++) {
2235 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2236
2237 if (length == 0) {
2238 /* don't need this page */
2239 __free_page(frag->page);
2240 --skb_shinfo(skb)->nr_frags;
2241 } else {
2242 size = min(length, (unsigned) PAGE_SIZE);
2243
2244 frag->size = size;
2245 skb->data_len += size;
2246 skb->truesize += size;
2247 skb->len += size;
2248 length -= size;
2249 }
2250 }
2251}
2252
2253/* Normal packet - take skb from ring element and put in a new one */
2254static struct sk_buff *receive_new(struct sky2_port *sky2,
2255 struct rx_ring_info *re,
2256 unsigned int length)
2257{
2258 struct sk_buff *skb, *nskb;
2259 unsigned hdr_space = sky2->rx_data_size;
2260
14d0263f
SH		 2261 /* Don't be tricky about reusing pages (yet) */
2262 nskb = sky2_rx_alloc(sky2);
2263 if (unlikely(!nskb))
2264 return NULL;
2265
2266 skb = re->skb;
2267 sky2_rx_unmap_skb(sky2->hw->pdev, re);
2268
2269 prefetch(skb->data);
2270 re->skb = nskb;
454e6cb6
SH		 2271 if (sky2_rx_map_skb(sky2->hw->pdev, re, hdr_space)) {
2272 dev_kfree_skb(nskb);
2273 re->skb = skb;
2274 return NULL;
2275 }
14d0263f
SH		 2276
2277 if (skb_shinfo(skb)->nr_frags)
2278 skb_put_frags(skb, hdr_space, length);
2279 else
489b10c1 2280 skb_put(skb, length);
14d0263f
SH		 2281 return skb;
2282}
2283
cd28ab6a
SH		 2284/*
2285 * Receive one packet.
d571b694 2286 * For larger packets, get new buffer.
cd28ab6a 2287 */
497d7c86 2288static struct sk_buff *sky2_receive(struct net_device *dev,
cd28ab6a
SH		 2289 u16 length, u32 status)
2290{
497d7c86 2291 struct sky2_port *sky2 = netdev_priv(dev);
291ea614 2292 struct rx_ring_info *re = sky2->rx_ring + sky2->rx_next;
79e57d32 2293 struct sk_buff *skb = NULL;
d6532232
SH		 2294 u16 count = (status & GMR_FS_LEN) >> 16;
2295
2296#ifdef SKY2_VLAN_TAG_USED
2297 /* Account for vlan tag */
2298 if (sky2->vlgrp && (status & GMR_FS_VLAN))
2299 count -= VLAN_HLEN;
2300#endif
cd28ab6a
SH		 2301
2302 if (unlikely(netif_msg_rx_status(sky2)))
2303 printk(KERN_DEBUG PFX "%s: rx slot %u status 0x%x len %d\n",
497d7c86 2304 dev->name, sky2->rx_next, status, length);
cd28ab6a 2305
793b883e 2306 sky2->rx_next = (sky2->rx_next + 1) % sky2->rx_pending;
d70cd51a 2307 prefetch(sky2->rx_ring + sky2->rx_next);
cd28ab6a 2308
3b12e014
SH		 2309 /* This chip has hardware problems that generates bogus status.
2310 * So do only marginal checking and expect higher level protocols
2311 * to handle crap frames.
2312 */
2313 if (sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
2314 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0 &&
2315 length != count)
2316 goto okay;
2317
42eeea01 2318 if (status & GMR_FS_ANY_ERR)
cd28ab6a
SH		 2319 goto error;
2320
42eeea01 2321 if (!(status & GMR_FS_RX_OK))
2322 goto resubmit;
2323
d6532232
SH		 2324 /* if length reported by DMA does not match PHY, packet was truncated */
2325 if (length != count)
3b12e014 2326 goto len_error;
71749531 2327
3b12e014 2328okay:
14d0263f
SH		 2329 if (length < copybreak)
2330 skb = receive_copy(sky2, re, length);
2331 else
2332 skb = receive_new(sky2, re, length);
793b883e 2333resubmit:
14d0263f 2334 sky2_rx_submit(sky2, re);
79e57d32 2335
cd28ab6a
SH		 2336 return skb;
2337
3b12e014 2338len_error:
71749531
SH		 2339 /* Truncation of overlength packets
2340 causes PHY length to not match MAC length */
7138a0f5 2341 ++dev->stats.rx_length_errors;
d6532232 2342 if (netif_msg_rx_err(sky2) && net_ratelimit())
3b12e014
SH		 2343 pr_info(PFX "%s: rx length error: status %#x length %d\n",
2344 dev->name, status, length);
d6532232 2345 goto resubmit;
71749531 2346
cd28ab6a 2347error:
7138a0f5 2348 ++dev->stats.rx_errors;
b6d77734 2349 if (status & GMR_FS_RX_FF_OV) {
7138a0f5 2350 dev->stats.rx_over_errors++;
b6d77734
SH		 2351 goto resubmit;
2352 }
6e15b712 2353
3be92a70 2354 if (netif_msg_rx_err(sky2) && net_ratelimit())
cd28ab6a 2355 printk(KERN_INFO PFX "%s: rx error, status 0x%x length %d\n",
497d7c86 2356 dev->name, status, length);
793b883e
SH		 2357
2358 if (status & (GMR_FS_LONG_ERR | GMR_FS_UN_SIZE))
7138a0f5 2359 dev->stats.rx_length_errors++;
cd28ab6a 2360 if (status & GMR_FS_FRAGMENT)
7138a0f5 2361 dev->stats.rx_frame_errors++;
cd28ab6a 2362 if (status & GMR_FS_CRC_ERR)
7138a0f5 2363 dev->stats.rx_crc_errors++;
79e57d32 2364
793b883e 2365 goto resubmit;
cd28ab6a
SH		 2366}
2367
e07b1aa8
SH		 2368/* Transmit complete */
2369static inline void sky2_tx_done(struct net_device *dev, u16 last)
13b97b74 2370{
e07b1aa8 2371 struct sky2_port *sky2 = netdev_priv(dev);
302d1252 2372
f6caa14a 2373 if (likely(netif_running(dev) && !sky2->restarting)) {
2bb8c262 2374 netif_tx_lock(dev);
e07b1aa8 2375 sky2_tx_complete(sky2, last);
2bb8c262 2376 netif_tx_unlock(dev);
2224795d 2377 }
cd28ab6a
SH		 2378}
2379
37e5a243
SH		 2380static inline void sky2_skb_rx(const struct sky2_port *sky2,
2381 u32 status, struct sk_buff *skb)
2382{
2383#ifdef SKY2_VLAN_TAG_USED
2384 u16 vlan_tag = be16_to_cpu(sky2->rx_tag);
2385 if (sky2->vlgrp && (status & GMR_FS_VLAN)) {
2386 if (skb->ip_summed == CHECKSUM_NONE)
2387 vlan_hwaccel_receive_skb(skb, sky2->vlgrp, vlan_tag);
2388 else
2389 vlan_gro_receive(&sky2->hw->napi, sky2->vlgrp,
2390 vlan_tag, skb);
2391 return;
2392 }
2393#endif
2394 if (skb->ip_summed == CHECKSUM_NONE)
2395 netif_receive_skb(skb);
2396 else
2397 napi_gro_receive(&sky2->hw->napi, skb);
2398}
2399
bf15fe99
SH		 2400static inline void sky2_rx_done(struct sky2_hw *hw, unsigned port,
2401 unsigned packets, unsigned bytes)
2402{
2403 if (packets) {
2404 struct net_device *dev = hw->dev[port];
2405
2406 dev->stats.rx_packets += packets;
2407 dev->stats.rx_bytes += bytes;
2408 dev->last_rx = jiffies;
2409 sky2_rx_update(netdev_priv(dev), rxqaddr[port]);
2410 }
2411}
2412
e07b1aa8 2413/* Process status response ring */
26691830 2414static int sky2_status_intr(struct sky2_hw *hw, int to_do, u16 idx)
cd28ab6a 2415{
e07b1aa8 2416 int work_done = 0;
bf15fe99
SH		 2417 unsigned int total_bytes[2] = { 0 };
2418 unsigned int total_packets[2] = { 0 };
a8fd6266 2419
af2a58ac 2420 rmb();
26691830 2421 do {
55c9dd35 2422 struct sky2_port *sky2;
13210ce5 2423 struct sky2_status_le *le = hw->st_le + hw->st_idx;
ab5adecb 2424 unsigned port;
13210ce5 2425 struct net_device *dev;
cd28ab6a 2426 struct sk_buff *skb;
cd28ab6a
SH		 2427 u32 status;
2428 u16 length;
ab5adecb
SH		 2429 u8 opcode = le->opcode;
2430
2431 if (!(opcode & HW_OWNER))
2432 break;
cd28ab6a 2433
cb5d9547 2434 hw->st_idx = RING_NEXT(hw->st_idx, STATUS_RING_SIZE);
bea86103 2435
ab5adecb 2436 port = le->css & CSS_LINK_BIT;
69161611 2437 dev = hw->dev[port];
13210ce5 2438 sky2 = netdev_priv(dev);
f65b138c
SH		 2439 length = le16_to_cpu(le->length);
2440 status = le32_to_cpu(le->status);
cd28ab6a 2441
ab5adecb
SH		 2442 le->opcode = 0;
2443 switch (opcode & ~HW_OWNER) {
cd28ab6a 2444 case OP_RXSTAT:
bf15fe99
SH		 2445 total_packets[port]++;
2446 total_bytes[port] += length;
497d7c86 2447 skb = sky2_receive(dev, length, status);
3225b919 2448 if (unlikely(!skb)) {
7138a0f5 2449 dev->stats.rx_dropped++;
55c9dd35 2450 break;
3225b919 2451 }
13210ce5 2452
69161611 2453 /* This chip reports checksum status differently */
05745c4a 2454 if (hw->flags & SKY2_HW_NEW_LE) {
69161611
SH		 2455 if (sky2->rx_csum &&
2456 (le->css & (CSS_ISIPV4 | CSS_ISIPV6)) &&
2457 (le->css & CSS_TCPUDPCSOK))
2458 skb->ip_summed = CHECKSUM_UNNECESSARY;
2459 else
2460 skb->ip_summed = CHECKSUM_NONE;
2461 }
2462
13210ce5 2463 skb->protocol = eth_type_trans(skb, dev);
13210ce5 2464
37e5a243 2465 sky2_skb_rx(sky2, status, skb);
13210ce5 2466
22e11703 2467 /* Stop after net poll weight */
13210ce5 2468 if (++work_done >= to_do)
2469 goto exit_loop;
cd28ab6a
SH		 2470 break;
2471
d1f13708 2472#ifdef SKY2_VLAN_TAG_USED
2473 case OP_RXVLAN:
2474 sky2->rx_tag = length;
2475 break;
2476
2477 case OP_RXCHKSVLAN:
2478 sky2->rx_tag = length;
2479 /* fall through */
2480#endif
cd28ab6a 2481 case OP_RXCHKS:
87418307
SH		 2482 if (!sky2->rx_csum)
2483 break;
2484
05745c4a
SH		 2485 /* If this happens then driver assuming wrong format */
2486 if (unlikely(hw->flags & SKY2_HW_NEW_LE)) {
2487 if (net_ratelimit())
2488 printk(KERN_NOTICE "%s: unexpected"
2489 " checksum status\n",
2490 dev->name);
69161611 2491 break;
05745c4a 2492 }
69161611 2493
87418307
SH		 2494 /* Both checksum counters are programmed to start at
2495 * the same offset, so unless there is a problem they
2496 * should match. This failure is an early indication that
2497 * hardware receive checksumming won't work.
2498 */
2499 if (likely(status >> 16 == (status & 0xffff))) {
2500 skb = sky2->rx_ring[sky2->rx_next].skb;
2501 skb->ip_summed = CHECKSUM_COMPLETE;
b9389796 2502 skb->csum = le16_to_cpu(status);
87418307
SH		 2503 } else {
2504 printk(KERN_NOTICE PFX "%s: hardware receive "
2505 "checksum problem (status = %#x)\n",
2506 dev->name, status);
2507 sky2->rx_csum = 0;
2508 sky2_write32(sky2->hw,
69161611 2509 Q_ADDR(rxqaddr[port], Q_CSR),
87418307
SH		 2510 BMU_DIS_RX_CHKSUM);
2511 }
cd28ab6a
SH		 2512 break;
2513
2514 case OP_TXINDEXLE:
13b97b74 2515 /* TX index reports status for both ports */
f55925d7
SH		 2516 BUILD_BUG_ON(TX_RING_SIZE > 0x1000);
2517 sky2_tx_done(hw->dev[0], status & 0xfff);
e07b1aa8
SH		 2518 if (hw->dev[1])
2519 sky2_tx_done(hw->dev[1],
2520 ((status >> 24) & 0xff)
2521 | (u16)(length & 0xf) << 8);
cd28ab6a
SH		 2522 break;
2523
cd28ab6a
SH		 2524 default:
2525 if (net_ratelimit())
793b883e 2526 printk(KERN_WARNING PFX
ab5adecb 2527 "unknown status opcode 0x%x\n", opcode);
cd28ab6a 2528 }
26691830 2529 } while (hw->st_idx != idx);
cd28ab6a 2530
fe2a24df
SH		 2531 /* Fully processed status ring so clear irq */
2532 sky2_write32(hw, STAT_CTRL, SC_STAT_CLR_IRQ);
2533
13210ce5 2534exit_loop:
bf15fe99
SH		 2535 sky2_rx_done(hw, 0, total_packets[0], total_bytes[0]);
2536 sky2_rx_done(hw, 1, total_packets[1], total_bytes[1]);
22e11703 2537
e07b1aa8 2538 return work_done;
cd28ab6a
SH		 2539}
2540
2541static void sky2_hw_error(struct sky2_hw *hw, unsigned port, u32 status)
2542{
2543 struct net_device *dev = hw->dev[port];
2544
3be92a70
SH		 2545 if (net_ratelimit())
2546 printk(KERN_INFO PFX "%s: hw error interrupt status 0x%x\n",
2547 dev->name, status);
cd28ab6a
SH		 2548
2549 if (status & Y2_IS_PAR_RD1) {
3be92a70
SH		 2550 if (net_ratelimit())
2551 printk(KERN_ERR PFX "%s: ram data read parity error\n",
2552 dev->name);
cd28ab6a
SH		 2553 /* Clear IRQ */
2554 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_RD_PERR);
2555 }
2556
2557 if (status & Y2_IS_PAR_WR1) {
3be92a70
SH		 2558 if (net_ratelimit())
2559 printk(KERN_ERR PFX "%s: ram data write parity error\n",
2560 dev->name);
cd28ab6a
SH		 2561
2562 sky2_write16(hw, RAM_BUFFER(port, B3_RI_CTRL), RI_CLR_WR_PERR);
2563 }
2564
2565 if (status & Y2_IS_PAR_MAC1) {
3be92a70
SH		 2566 if (net_ratelimit())
2567 printk(KERN_ERR PFX "%s: MAC parity error\n", dev->name);
cd28ab6a
SH		 2568 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_PE);
2569 }
2570
2571 if (status & Y2_IS_PAR_RX1) {
3be92a70
SH		 2572 if (net_ratelimit())
2573 printk(KERN_ERR PFX "%s: RX parity error\n", dev->name);
cd28ab6a
SH		 2574 sky2_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), BMU_CLR_IRQ_PAR);
2575 }
2576
2577 if (status & Y2_IS_TCP_TXA1) {
3be92a70
SH		 2578 if (net_ratelimit())
2579 printk(KERN_ERR PFX "%s: TCP segmentation error\n",
2580 dev->name);
cd28ab6a
SH		 2581 sky2_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), BMU_CLR_IRQ_TCP);
2582 }
2583}
2584
2585static void sky2_hw_intr(struct sky2_hw *hw)
2586{
555382cb 2587 struct pci_dev *pdev = hw->pdev;
cd28ab6a 2588 u32 status = sky2_read32(hw, B0_HWE_ISRC);
555382cb
SH		 2589 u32 hwmsk = sky2_read32(hw, B0_HWE_IMSK);
2590
2591 status &= hwmsk;
cd28ab6a 2592
793b883e 2593 if (status & Y2_IS_TIST_OV)
cd28ab6a 2594 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 2595
2596 if (status & (Y2_IS_MST_ERR | Y2_IS_IRQ_STAT)) {
793b883e
SH		 2597 u16 pci_err;
2598
82637e80 2599 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
b32f40c4 2600 pci_err = sky2_pci_read16(hw, PCI_STATUS);
3be92a70 2601 if (net_ratelimit())
555382cb 2602 dev_err(&pdev->dev, "PCI hardware error (0x%x)\n",
b02a9258 2603 pci_err);
cd28ab6a 2604
b32f40c4 2605 sky2_pci_write16(hw, PCI_STATUS,
167f53d0 2606 pci_err | PCI_STATUS_ERROR_BITS);
82637e80 2607 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2608 }
2609
2610 if (status & Y2_IS_PCI_EXP) {
d571b694 2611 /* PCI-Express uncorrectable Error occurred */
555382cb 2612 u32 err;
cd28ab6a 2613
82637e80 2614 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
7782c8c4
SH		 2615 err = sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
2616 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
2617 0xfffffffful);
3be92a70 2618 if (net_ratelimit())
555382cb 2619 dev_err(&pdev->dev, "PCI Express error (0x%x)\n", err);
cf06ffb4 2620
7782c8c4 2621 sky2_read32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS);
82637e80 2622 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2623 }
2624
2625 if (status & Y2_HWE_L1_MASK)
2626 sky2_hw_error(hw, 0, status);
2627 status >>= 8;
2628 if (status & Y2_HWE_L1_MASK)
2629 sky2_hw_error(hw, 1, status);
2630}
2631
2632static void sky2_mac_intr(struct sky2_hw *hw, unsigned port)
2633{
2634 struct net_device *dev = hw->dev[port];
2635 struct sky2_port *sky2 = netdev_priv(dev);
2636 u8 status = sky2_read8(hw, SK_REG(port, GMAC_IRQ_SRC));
2637
2638 if (netif_msg_intr(sky2))
2639 printk(KERN_INFO PFX "%s: mac interrupt status 0x%x\n",
2640 dev->name, status);
2641
a3caeada
SH		 2642 if (status & GM_IS_RX_CO_OV)
2643 gma_read16(hw, port, GM_RX_IRQ_SRC);
2644
2645 if (status & GM_IS_TX_CO_OV)
2646 gma_read16(hw, port, GM_TX_IRQ_SRC);
2647
cd28ab6a 2648 if (status & GM_IS_RX_FF_OR) {
7138a0f5 2649 ++dev->stats.rx_fifo_errors;
cd28ab6a
SH		 2650 sky2_write8(hw, SK_REG(port, RX_GMF_CTRL_T), GMF_CLI_RX_FO);
2651 }
2652
2653 if (status & GM_IS_TX_FF_UR) {
7138a0f5 2654 ++dev->stats.tx_fifo_errors;
cd28ab6a
SH		 2655 sky2_write8(hw, SK_REG(port, TX_GMF_CTRL_T), GMF_CLI_TX_FU);
2656 }
cd28ab6a
SH		 2657}
2658
40b01727
SH		 2659/* This should never happen it is a bug. */
2660static void sky2_le_error(struct sky2_hw *hw, unsigned port,
2661 u16 q, unsigned ring_size)
d257924e
SH		 2662{
2663 struct net_device *dev = hw->dev[port];
2664 struct sky2_port *sky2 = netdev_priv(dev);
40b01727
SH		 2665 unsigned idx;
2666 const u64 *le = (q == Q_R1 || q == Q_R2)
2667 ? (u64 *) sky2->rx_le : (u64 *) sky2->tx_le;
d257924e 2668
40b01727
SH		 2669 idx = sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_GET_IDX));
2670 printk(KERN_ERR PFX "%s: descriptor error q=%#x get=%u [%llx] put=%u\n",
2671 dev->name, (unsigned) q, idx, (unsigned long long) le[idx],
2672 (unsigned) sky2_read16(hw, Y2_QADDR(q, PREF_UNIT_PUT_IDX)));
d257924e 2673
40b01727 2674 sky2_write32(hw, Q_ADDR(q, Q_CSR), BMU_CLR_IRQ_CHK);
d257924e 2675}
cd28ab6a 2676
75e80683
SH		 2677static int sky2_rx_hung(struct net_device *dev)
2678{
2679 struct sky2_port *sky2 = netdev_priv(dev);
2680 struct sky2_hw *hw = sky2->hw;
2681 unsigned port = sky2->port;
2682 unsigned rxq = rxqaddr[port];
2683 u32 mac_rp = sky2_read32(hw, SK_REG(port, RX_GMF_RP));
2684 u8 mac_lev = sky2_read8(hw, SK_REG(port, RX_GMF_RLEV));
2685 u8 fifo_rp = sky2_read8(hw, Q_ADDR(rxq, Q_RP));
2686 u8 fifo_lev = sky2_read8(hw, Q_ADDR(rxq, Q_RL));
2687
2688 /* If idle and MAC or PCI is stuck */
2689 if (sky2->check.last == dev->last_rx &&
2690 ((mac_rp == sky2->check.mac_rp &&
2691 mac_lev != 0 && mac_lev >= sky2->check.mac_lev) ||
2692 /* Check if the PCI RX hang */
2693 (fifo_rp == sky2->check.fifo_rp &&
2694 fifo_lev != 0 && fifo_lev >= sky2->check.fifo_lev))) {
2695 printk(KERN_DEBUG PFX "%s: hung mac %d:%d fifo %d (%d:%d)\n",
2696 dev->name, mac_lev, mac_rp, fifo_lev, fifo_rp,
2697 sky2_read8(hw, Q_ADDR(rxq, Q_WP)));
2698 return 1;
2699 } else {
2700 sky2->check.last = dev->last_rx;
2701 sky2->check.mac_rp = mac_rp;
2702 sky2->check.mac_lev = mac_lev;
2703 sky2->check.fifo_rp = fifo_rp;
2704 sky2->check.fifo_lev = fifo_lev;
2705 return 0;
2706 }
2707}
2708
32c2c300 2709static void sky2_watchdog(unsigned long arg)
d27ed387 2710{
01bd7564 2711 struct sky2_hw *hw = (struct sky2_hw *) arg;
d27ed387 2712
75e80683 2713 /* Check for lost IRQ once a second */
32c2c300 2714 if (sky2_read32(hw, B0_ISRC)) {
bea3348e 2715 napi_schedule(&hw->napi);
75e80683
SH		 2716 } else {
2717 int i, active = 0;
2718
2719 for (i = 0; i < hw->ports; i++) {
bea3348e 2720 struct net_device *dev = hw->dev[i];
75e80683
SH		 2721 if (!netif_running(dev))
2722 continue;
2723 ++active;
2724
2725 /* For chips with Rx FIFO, check if stuck */
39dbd958 2726 if ((hw->flags & SKY2_HW_RAM_BUFFER) &&
75e80683
SH		 2727 sky2_rx_hung(dev)) {
2728 pr_info(PFX "%s: receiver hang detected\n",
2729 dev->name);
2730 schedule_work(&hw->restart_work);
2731 return;
2732 }
2733 }
2734
2735 if (active == 0)
2736 return;
32c2c300 2737 }
01bd7564 2738
75e80683 2739 mod_timer(&hw->watchdog_timer, round_jiffies(jiffies + HZ));
d27ed387
SH		 2740}
2741
40b01727
SH		 2742/* Hardware/software error handling */
2743static void sky2_err_intr(struct sky2_hw *hw, u32 status)
cd28ab6a 2744{
40b01727
SH		 2745 if (net_ratelimit())
2746 dev_warn(&hw->pdev->dev, "error interrupt status=%#x\n", status);
cd28ab6a 2747
1e5f1283
SH		 2748 if (status & Y2_IS_HW_ERR)
2749 sky2_hw_intr(hw);
d257924e 2750
1e5f1283
SH		 2751 if (status & Y2_IS_IRQ_MAC1)
2752 sky2_mac_intr(hw, 0);
cd28ab6a 2753
1e5f1283
SH		 2754 if (status & Y2_IS_IRQ_MAC2)
2755 sky2_mac_intr(hw, 1);
cd28ab6a 2756
1e5f1283 2757 if (status & Y2_IS_CHK_RX1)
40b01727 2758 sky2_le_error(hw, 0, Q_R1, RX_LE_SIZE);
d257924e 2759
1e5f1283 2760 if (status & Y2_IS_CHK_RX2)
40b01727 2761 sky2_le_error(hw, 1, Q_R2, RX_LE_SIZE);
d257924e 2762
1e5f1283 2763 if (status & Y2_IS_CHK_TXA1)
40b01727 2764 sky2_le_error(hw, 0, Q_XA1, TX_RING_SIZE);
d257924e 2765
1e5f1283 2766 if (status & Y2_IS_CHK_TXA2)
40b01727
SH		 2767 sky2_le_error(hw, 1, Q_XA2, TX_RING_SIZE);
2768}
2769
bea3348e 2770static int sky2_poll(struct napi_struct *napi, int work_limit)
40b01727 2771{
bea3348e 2772 struct sky2_hw *hw = container_of(napi, struct sky2_hw, napi);
40b01727 2773 u32 status = sky2_read32(hw, B0_Y2_SP_EISR);
6f535763 2774 int work_done = 0;
26691830 2775 u16 idx;
40b01727
SH		 2776
2777 if (unlikely(status & Y2_IS_ERROR))
2778 sky2_err_intr(hw, status);
2779
2780 if (status & Y2_IS_IRQ_PHY1)
2781 sky2_phy_intr(hw, 0);
2782
2783 if (status & Y2_IS_IRQ_PHY2)
2784 sky2_phy_intr(hw, 1);
cd28ab6a 2785
26691830
SH		 2786 while ((idx = sky2_read16(hw, STAT_PUT_IDX)) != hw->st_idx) {
2787 work_done += sky2_status_intr(hw, work_limit - work_done, idx);
6f535763
DM		 2788
2789 if (work_done >= work_limit)
26691830
SH		 2790 goto done;
2791 }
6f535763 2792
26691830
SH		 2793 napi_complete(napi);
2794 sky2_read32(hw, B0_Y2_SP_LISR);
2795done:
6f535763 2796
bea3348e 2797 return work_done;
e07b1aa8
SH		 2798}
2799
7d12e780 2800static irqreturn_t sky2_intr(int irq, void *dev_id)
e07b1aa8
SH		 2801{
2802 struct sky2_hw *hw = dev_id;
e07b1aa8
SH		 2803 u32 status;
2804
2805 /* Reading this mask interrupts as side effect */
2806 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
2807 if (status == 0 || status == ~0)
2808 return IRQ_NONE;
793b883e 2809
e07b1aa8 2810 prefetch(&hw->st_le[hw->st_idx]);
bea3348e
SH		 2811
2812 napi_schedule(&hw->napi);
793b883e 2813
cd28ab6a
SH		 2814 return IRQ_HANDLED;
2815}
2816
2817#ifdef CONFIG_NET_POLL_CONTROLLER
2818static void sky2_netpoll(struct net_device *dev)
2819{
2820 struct sky2_port *sky2 = netdev_priv(dev);
2821
bea3348e 2822 napi_schedule(&sky2->hw->napi);
cd28ab6a
SH		 2823}
2824#endif
2825
2826/* Chip internal frequency for clock calculations */
05745c4a 2827static u32 sky2_mhz(const struct sky2_hw *hw)
cd28ab6a 2828{
793b883e 2829 switch (hw->chip_id) {
cd28ab6a 2830 case CHIP_ID_YUKON_EC:
5a5b1ea0 2831 case CHIP_ID_YUKON_EC_U:
93745494 2832 case CHIP_ID_YUKON_EX:
ed4d4161 2833 case CHIP_ID_YUKON_SUPR:
0ce8b98d 2834 case CHIP_ID_YUKON_UL_2:
05745c4a
SH		 2835 return 125;
2836
cd28ab6a 2837 case CHIP_ID_YUKON_FE:
05745c4a
SH		 2838 return 100;
2839
2840 case CHIP_ID_YUKON_FE_P:
2841 return 50;
2842
2843 case CHIP_ID_YUKON_XL:
2844 return 156;
2845
2846 default:
2847 BUG();
cd28ab6a
SH		 2848 }
2849}
2850
fb17358f 2851static inline u32 sky2_us2clk(const struct sky2_hw *hw, u32 us)
cd28ab6a 2852{
fb17358f 2853 return sky2_mhz(hw) * us;
cd28ab6a
SH		 2854}
2855
fb17358f 2856static inline u32 sky2_clk2us(const struct sky2_hw *hw, u32 clk)
cd28ab6a 2857{
fb17358f 2858 return clk / sky2_mhz(hw);
cd28ab6a
SH		 2859}
2860
fb17358f 2861
e3173832 2862static int __devinit sky2_init(struct sky2_hw *hw)
cd28ab6a 2863{
b89165f2 2864 u8 t8;
cd28ab6a 2865
167f53d0 2866 /* Enable all clocks and check for bad PCI access */
b32f40c4 2867 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
451af335 2868
cd28ab6a 2869 sky2_write8(hw, B0_CTST, CS_RST_CLR);
08c06d8a 2870
cd28ab6a 2871 hw->chip_id = sky2_read8(hw, B2_CHIP_ID);
ea76e635
SH		 2872 hw->chip_rev = (sky2_read8(hw, B2_MAC_CFG) & CFG_CHIP_R_MSK) >> 4;
2873
2874 switch(hw->chip_id) {
2875 case CHIP_ID_YUKON_XL:
39dbd958 2876 hw->flags = SKY2_HW_GIGABIT | SKY2_HW_NEWER_PHY;
ea76e635
SH		 2877 break;
2878
2879 case CHIP_ID_YUKON_EC_U:
2880 hw->flags = SKY2_HW_GIGABIT
2881 | SKY2_HW_NEWER_PHY
2882 | SKY2_HW_ADV_POWER_CTL;
2883 break;
2884
2885 case CHIP_ID_YUKON_EX:
2886 hw->flags = SKY2_HW_GIGABIT
2887 | SKY2_HW_NEWER_PHY
2888 | SKY2_HW_NEW_LE
2889 | SKY2_HW_ADV_POWER_CTL;
2890
2891 /* New transmit checksum */
2892 if (hw->chip_rev != CHIP_REV_YU_EX_B0)
2893 hw->flags |= SKY2_HW_AUTO_TX_SUM;
2894 break;
2895
2896 case CHIP_ID_YUKON_EC:
2897 /* This rev is really old, and requires untested workarounds */
2898 if (hw->chip_rev == CHIP_REV_YU_EC_A1) {
2899 dev_err(&hw->pdev->dev, "unsupported revision Yukon-EC rev A1\n");
2900 return -EOPNOTSUPP;
2901 }
39dbd958 2902 hw->flags = SKY2_HW_GIGABIT;
ea76e635
SH		 2903 break;
2904
2905 case CHIP_ID_YUKON_FE:
ea76e635
SH		 2906 break;
2907
05745c4a
SH		 2908 case CHIP_ID_YUKON_FE_P:
2909 hw->flags = SKY2_HW_NEWER_PHY
2910 | SKY2_HW_NEW_LE
2911 | SKY2_HW_AUTO_TX_SUM
2912 | SKY2_HW_ADV_POWER_CTL;
2913 break;
ed4d4161
SH		 2914
2915 case CHIP_ID_YUKON_SUPR:
2916 hw->flags = SKY2_HW_GIGABIT
2917 | SKY2_HW_NEWER_PHY
2918 | SKY2_HW_NEW_LE
2919 | SKY2_HW_AUTO_TX_SUM
2920 | SKY2_HW_ADV_POWER_CTL;
2921 break;
2922
0ce8b98d
SH		 2923 case CHIP_ID_YUKON_UL_2:
2924 hw->flags = SKY2_HW_GIGABIT
2925 | SKY2_HW_ADV_POWER_CTL;
2926 break;
2927
ea76e635 2928 default:
b02a9258
SH		 2929 dev_err(&hw->pdev->dev, "unsupported chip type 0x%x\n",
2930 hw->chip_id);
cd28ab6a
SH		 2931 return -EOPNOTSUPP;
2932 }
2933
ea76e635
SH		 2934 hw->pmd_type = sky2_read8(hw, B2_PMD_TYP);
2935 if (hw->pmd_type == 'L' || hw->pmd_type == 'S' || hw->pmd_type == 'P')
2936 hw->flags |= SKY2_HW_FIBRE_PHY;
290d4de5 2937
e3173832
SH		 2938 hw->ports = 1;
2939 t8 = sky2_read8(hw, B2_Y2_HW_RES);
2940 if ((t8 & CFG_DUAL_MAC_MSK) == CFG_DUAL_MAC_MSK) {
2941 if (!(sky2_read8(hw, B2_Y2_CLK_GATE) & Y2_STATUS_LNK2_INAC))
2942 ++hw->ports;
2943 }
2944
2945 return 0;
2946}
2947
2948static void sky2_reset(struct sky2_hw *hw)
2949{
555382cb 2950 struct pci_dev *pdev = hw->pdev;
e3173832 2951 u16 status;
555382cb
SH		 2952 int i, cap;
2953 u32 hwe_mask = Y2_HWE_ALL_MASK;
e3173832 2954
cd28ab6a 2955 /* disable ASF */
4f44d8ba
SH		 2956 if (hw->chip_id == CHIP_ID_YUKON_EX) {
2957 status = sky2_read16(hw, HCU_CCSR);
2958 status &= ~(HCU_CCSR_AHB_RST | HCU_CCSR_CPU_RST_MODE |
2959 HCU_CCSR_UC_STATE_MSK);
2960 sky2_write16(hw, HCU_CCSR, status);
2961 } else
2962 sky2_write8(hw, B28_Y2_ASF_STAT_CMD, Y2_ASF_RESET);
2963 sky2_write16(hw, B0_CTST, Y2_ASF_DISABLE);
cd28ab6a
SH		 2964
2965 /* do a SW reset */
2966 sky2_write8(hw, B0_CTST, CS_RST_SET);
2967 sky2_write8(hw, B0_CTST, CS_RST_CLR);
2968
ac93a394
SH		 2969 /* allow writes to PCI config */
2970 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
2971
cd28ab6a 2972 /* clear PCI errors, if any */
b32f40c4 2973 status = sky2_pci_read16(hw, PCI_STATUS);
167f53d0 2974 status |= PCI_STATUS_ERROR_BITS;
b32f40c4 2975 sky2_pci_write16(hw, PCI_STATUS, status);
cd28ab6a
SH		 2976
2977 sky2_write8(hw, B0_CTST, CS_MRST_CLR);
2978
555382cb
SH		 2979 cap = pci_find_capability(pdev, PCI_CAP_ID_EXP);
2980 if (cap) {
7782c8c4
SH		 2981 sky2_write32(hw, Y2_CFG_AER + PCI_ERR_UNCOR_STATUS,
2982 0xfffffffful);
555382cb
SH		 2983
2984 /* If error bit is stuck on ignore it */
2985 if (sky2_read32(hw, B0_HWE_ISRC) & Y2_IS_PCI_EXP)
2986 dev_info(&pdev->dev, "ignoring stuck error report bit\n");
7782c8c4 2987 else
555382cb
SH		 2988 hwe_mask |= Y2_IS_PCI_EXP;
2989 }
cd28ab6a 2990
ae306cca 2991 sky2_power_on(hw);
82637e80 2992 sky2_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
cd28ab6a
SH		 2993
2994 for (i = 0; i < hw->ports; i++) {
2995 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
2996 sky2_write8(hw, SK_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
69161611 2997
ed4d4161
SH		 2998 if (hw->chip_id == CHIP_ID_YUKON_EX ||
2999 hw->chip_id == CHIP_ID_YUKON_SUPR)
69161611
SH		 3000 sky2_write16(hw, SK_REG(i, GMAC_CTRL),
3001 GMC_BYP_MACSECRX_ON | GMC_BYP_MACSECTX_ON
3002 | GMC_BYP_RETR_ON);
cd28ab6a
SH		 3003 }
3004
793b883e
SH		 3005 /* Clear I2C IRQ noise */
3006 sky2_write32(hw, B2_I2C_IRQ, 1);
cd28ab6a
SH		 3007
3008 /* turn off hardware timer (unused) */
3009 sky2_write8(hw, B2_TI_CTRL, TIM_STOP);
3010 sky2_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
793b883e 3011
cd28ab6a
SH		 3012 sky2_write8(hw, B0_Y2LED, LED_STAT_ON);
3013
69634ee7
SH		 3014 /* Turn off descriptor polling */
3015 sky2_write32(hw, B28_DPT_CTRL, DPT_STOP);
cd28ab6a
SH		 3016
3017 /* Turn off receive timestamp */
3018 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_STOP);
793b883e 3019 sky2_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
cd28ab6a
SH		 3020
3021 /* enable the Tx Arbiters */
3022 for (i = 0; i < hw->ports; i++)
3023 sky2_write8(hw, SK_REG(i, TXA_CTRL), TXA_ENA_ARB);
3024
3025 /* Initialize ram interface */
3026 for (i = 0; i < hw->ports; i++) {
793b883e 3027 sky2_write8(hw, RAM_BUFFER(i, B3_RI_CTRL), RI_RST_CLR);
cd28ab6a
SH		 3028
3029 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R1), SK_RI_TO_53);
3030 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA1), SK_RI_TO_53);
3031 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS1), SK_RI_TO_53);
3032 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R1), SK_RI_TO_53);
3033 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA1), SK_RI_TO_53);
3034 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS1), SK_RI_TO_53);
3035 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_R2), SK_RI_TO_53);
3036 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XA2), SK_RI_TO_53);
3037 sky2_write8(hw, RAM_BUFFER(i, B3_RI_WTO_XS2), SK_RI_TO_53);
3038 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_R2), SK_RI_TO_53);
3039 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XA2), SK_RI_TO_53);
3040 sky2_write8(hw, RAM_BUFFER(i, B3_RI_RTO_XS2), SK_RI_TO_53);
3041 }
3042
555382cb 3043 sky2_write32(hw, B0_HWE_IMSK, hwe_mask);
cd28ab6a 3044
cd28ab6a 3045 for (i = 0; i < hw->ports; i++)
d3bcfbeb 3046 sky2_gmac_reset(hw, i);
cd28ab6a 3047
cd28ab6a
SH		 3048 memset(hw->st_le, 0, STATUS_LE_BYTES);
3049 hw->st_idx = 0;
3050
3051 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_SET);
3052 sky2_write32(hw, STAT_CTRL, SC_STAT_RST_CLR);
3053
3054 sky2_write32(hw, STAT_LIST_ADDR_LO, hw->st_dma);
793b883e 3055 sky2_write32(hw, STAT_LIST_ADDR_HI, (u64) hw->st_dma >> 32);
cd28ab6a
SH		 3056
3057 /* Set the list last index */
793b883e 3058 sky2_write16(hw, STAT_LAST_IDX, STATUS_RING_SIZE - 1);
cd28ab6a 3059
290d4de5
SH		 3060 sky2_write16(hw, STAT_TX_IDX_TH, 10);
3061 sky2_write8(hw, STAT_FIFO_WM, 16);
cd28ab6a 3062
290d4de5
SH		 3063 /* set Status-FIFO ISR watermark */
3064 if (hw->chip_id == CHIP_ID_YUKON_XL && hw->chip_rev == 0)
3065 sky2_write8(hw, STAT_FIFO_ISR_WM, 4);
3066 else
3067 sky2_write8(hw, STAT_FIFO_ISR_WM, 16);
cd28ab6a 3068
290d4de5 3069 sky2_write32(hw, STAT_TX_TIMER_INI, sky2_us2clk(hw, 1000));
77b3d6a2
SH		 3070 sky2_write32(hw, STAT_ISR_TIMER_INI, sky2_us2clk(hw, 20));
3071 sky2_write32(hw, STAT_LEV_TIMER_INI, sky2_us2clk(hw, 100));
cd28ab6a 3072
793b883e 3073 /* enable status unit */
cd28ab6a
SH		 3074 sky2_write32(hw, STAT_CTRL, SC_STAT_OP_ON);
3075
3076 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3077 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3078 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
e3173832
SH		 3079}
3080
81906791
SH		 3081static void sky2_restart(struct work_struct *work)
3082{
3083 struct sky2_hw *hw = container_of(work, struct sky2_hw, restart_work);
3084 struct net_device *dev;
3085 int i, err;
3086
81906791 3087 rtnl_lock();
81906791
SH		 3088 for (i = 0; i < hw->ports; i++) {
3089 dev = hw->dev[i];
3090 if (netif_running(dev))
3091 sky2_down(dev);
3092 }
3093
8cfcbe99
SH		 3094 napi_disable(&hw->napi);
3095 sky2_write32(hw, B0_IMSK, 0);
81906791
SH		 3096 sky2_reset(hw);
3097 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 3098 napi_enable(&hw->napi);
81906791
SH		 3099
3100 for (i = 0; i < hw->ports; i++) {
3101 dev = hw->dev[i];
3102 if (netif_running(dev)) {
3103 err = sky2_up(dev);
3104 if (err) {
3105 printk(KERN_INFO PFX "%s: could not restart %d\n",
3106 dev->name, err);
3107 dev_close(dev);
3108 }
3109 }
3110 }
3111
81906791
SH		 3112 rtnl_unlock();
3113}
3114
e3173832
SH		 3115static inline u8 sky2_wol_supported(const struct sky2_hw *hw)
3116{
3117 return sky2_is_copper(hw) ? (WAKE_PHY | WAKE_MAGIC) : 0;
3118}
3119
3120static void sky2_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3121{
3122 const struct sky2_port *sky2 = netdev_priv(dev);
3123
3124 wol->supported = sky2_wol_supported(sky2->hw);
3125 wol->wolopts = sky2->wol;
3126}
3127
3128static int sky2_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
3129{
3130 struct sky2_port *sky2 = netdev_priv(dev);
3131 struct sky2_hw *hw = sky2->hw;
cd28ab6a 3132
9d731d77
RW		 3133 if ((wol->wolopts & ~sky2_wol_supported(sky2->hw))
3134 || !device_can_wakeup(&hw->pdev->dev))
e3173832
SH		 3135 return -EOPNOTSUPP;
3136
3137 sky2->wol = wol->wolopts;
3138
05745c4a
SH		 3139 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3140 hw->chip_id == CHIP_ID_YUKON_EX ||
3141 hw->chip_id == CHIP_ID_YUKON_FE_P)
e3173832
SH		 3142 sky2_write32(hw, B0_CTST, sky2->wol
3143 ? Y2_HW_WOL_ON : Y2_HW_WOL_OFF);
3144
9d731d77
RW		 3145 device_set_wakeup_enable(&hw->pdev->dev, sky2->wol);
3146
e3173832
SH		 3147 if (!netif_running(dev))
3148 sky2_wol_init(sky2);
cd28ab6a
SH		 3149 return 0;
3150}
3151
28bd181a 3152static u32 sky2_supported_modes(const struct sky2_hw *hw)
cd28ab6a 3153{
b89165f2
SH		 3154 if (sky2_is_copper(hw)) {
3155 u32 modes = SUPPORTED_10baseT_Half
3156 | SUPPORTED_10baseT_Full
3157 | SUPPORTED_100baseT_Half
3158 | SUPPORTED_100baseT_Full
3159 | SUPPORTED_Autoneg | SUPPORTED_TP;
cd28ab6a 3160
ea76e635 3161 if (hw->flags & SKY2_HW_GIGABIT)
cd28ab6a 3162 modes |= SUPPORTED_1000baseT_Half
b89165f2
SH		 3163 | SUPPORTED_1000baseT_Full;
3164 return modes;
cd28ab6a 3165 } else
b89165f2
SH		 3166 return SUPPORTED_1000baseT_Half
3167 | SUPPORTED_1000baseT_Full
3168 | SUPPORTED_Autoneg
3169 | SUPPORTED_FIBRE;
cd28ab6a
SH		 3170}
3171
793b883e 3172static int sky2_get_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
cd28ab6a
SH		 3173{
3174 struct sky2_port *sky2 = netdev_priv(dev);
3175 struct sky2_hw *hw = sky2->hw;
3176
3177 ecmd->transceiver = XCVR_INTERNAL;
3178 ecmd->supported = sky2_supported_modes(hw);
3179 ecmd->phy_address = PHY_ADDR_MARV;
b89165f2 3180 if (sky2_is_copper(hw)) {
cd28ab6a 3181 ecmd->port = PORT_TP;
b89165f2
SH		 3182 ecmd->speed = sky2->speed;
3183 } else {
3184 ecmd->speed = SPEED_1000;
cd28ab6a 3185 ecmd->port = PORT_FIBRE;
b89165f2 3186 }
cd28ab6a
SH		 3187
3188 ecmd->advertising = sky2->advertising;
3189 ecmd->autoneg = sky2->autoneg;
cd28ab6a
SH		 3190 ecmd->duplex = sky2->duplex;
3191 return 0;
3192}
3193
3194static int sky2_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
3195{
3196 struct sky2_port *sky2 = netdev_priv(dev);
3197 const struct sky2_hw *hw = sky2->hw;
3198 u32 supported = sky2_supported_modes(hw);
3199
3200 if (ecmd->autoneg == AUTONEG_ENABLE) {
3201 ecmd->advertising = supported;
3202 sky2->duplex = -1;
3203 sky2->speed = -1;
3204 } else {
3205 u32 setting;
3206
793b883e 3207 switch (ecmd->speed) {
cd28ab6a
SH		 3208 case SPEED_1000:
3209 if (ecmd->duplex == DUPLEX_FULL)
3210 setting = SUPPORTED_1000baseT_Full;
3211 else if (ecmd->duplex == DUPLEX_HALF)
3212 setting = SUPPORTED_1000baseT_Half;
3213 else
3214 return -EINVAL;
3215 break;
3216 case SPEED_100:
3217 if (ecmd->duplex == DUPLEX_FULL)
3218 setting = SUPPORTED_100baseT_Full;
3219 else if (ecmd->duplex == DUPLEX_HALF)
3220 setting = SUPPORTED_100baseT_Half;
3221 else
3222 return -EINVAL;
3223 break;
3224
3225 case SPEED_10:
3226 if (ecmd->duplex == DUPLEX_FULL)
3227 setting = SUPPORTED_10baseT_Full;
3228 else if (ecmd->duplex == DUPLEX_HALF)
3229 setting = SUPPORTED_10baseT_Half;
3230 else
3231 return -EINVAL;
3232 break;
3233 default:
3234 return -EINVAL;
3235 }
3236
3237 if ((setting & supported) == 0)
3238 return -EINVAL;
3239
3240 sky2->speed = ecmd->speed;
3241 sky2->duplex = ecmd->duplex;
3242 }
3243
3244 sky2->autoneg = ecmd->autoneg;
3245 sky2->advertising = ecmd->advertising;
3246
d1b139c0 3247 if (netif_running(dev)) {
1b537565 3248 sky2_phy_reinit(sky2);
d1b139c0
SH		 3249 sky2_set_multicast(dev);
3250 }
cd28ab6a
SH		 3251
3252 return 0;
3253}
3254
3255static void sky2_get_drvinfo(struct net_device *dev,
3256 struct ethtool_drvinfo *info)
3257{
3258 struct sky2_port *sky2 = netdev_priv(dev);
3259
3260 strcpy(info->driver, DRV_NAME);
3261 strcpy(info->version, DRV_VERSION);
3262 strcpy(info->fw_version, "N/A");
3263 strcpy(info->bus_info, pci_name(sky2->hw->pdev));
3264}
3265
3266static const struct sky2_stat {
793b883e
SH		 3267 char name[ETH_GSTRING_LEN];
3268 u16 offset;
cd28ab6a
SH		 3269} sky2_stats[] = {
3270 { "tx_bytes", GM_TXO_OK_HI },
3271 { "rx_bytes", GM_RXO_OK_HI },
3272 { "tx_broadcast", GM_TXF_BC_OK },
3273 { "rx_broadcast", GM_RXF_BC_OK },
3274 { "tx_multicast", GM_TXF_MC_OK },
3275 { "rx_multicast", GM_RXF_MC_OK },
3276 { "tx_unicast", GM_TXF_UC_OK },
3277 { "rx_unicast", GM_RXF_UC_OK },
3278 { "tx_mac_pause", GM_TXF_MPAUSE },
3279 { "rx_mac_pause", GM_RXF_MPAUSE },
eadfa7dd 3280 { "collisions", GM_TXF_COL },
cd28ab6a
SH		 3281 { "late_collision",GM_TXF_LAT_COL },
3282 { "aborted", GM_TXF_ABO_COL },
eadfa7dd 3283 { "single_collisions", GM_TXF_SNG_COL },
cd28ab6a 3284 { "multi_collisions", GM_TXF_MUL_COL },
eadfa7dd 3285
d2604540 3286 { "rx_short", GM_RXF_SHT },
cd28ab6a 3287 { "rx_runt", GM_RXE_FRAG },
eadfa7dd
SH		 3288 { "rx_64_byte_packets", GM_RXF_64B },
3289 { "rx_65_to_127_byte_packets", GM_RXF_127B },
3290 { "rx_128_to_255_byte_packets", GM_RXF_255B },
3291 { "rx_256_to_511_byte_packets", GM_RXF_511B },
3292 { "rx_512_to_1023_byte_packets", GM_RXF_1023B },
3293 { "rx_1024_to_1518_byte_packets", GM_RXF_1518B },
3294 { "rx_1518_to_max_byte_packets", GM_RXF_MAX_SZ },
cd28ab6a 3295 { "rx_too_long", GM_RXF_LNG_ERR },
eadfa7dd
SH		 3296 { "rx_fifo_overflow", GM_RXE_FIFO_OV },
3297 { "rx_jabber", GM_RXF_JAB_PKT },
cd28ab6a 3298 { "rx_fcs_error", GM_RXF_FCS_ERR },
eadfa7dd
SH		 3299
3300 { "tx_64_byte_packets", GM_TXF_64B },
3301 { "tx_65_to_127_byte_packets", GM_TXF_127B },
3302 { "tx_128_to_255_byte_packets", GM_TXF_255B },
3303 { "tx_256_to_511_byte_packets", GM_TXF_511B },
3304 { "tx_512_to_1023_byte_packets", GM_TXF_1023B },
3305 { "tx_1024_to_1518_byte_packets", GM_TXF_1518B },
3306 { "tx_1519_to_max_byte_packets", GM_TXF_MAX_SZ },
3307 { "tx_fifo_underrun", GM_TXE_FIFO_UR },
cd28ab6a
SH		 3308};
3309
cd28ab6a
SH		 3310static u32 sky2_get_rx_csum(struct net_device *dev)
3311{
3312 struct sky2_port *sky2 = netdev_priv(dev);
3313
3314 return sky2->rx_csum;
3315}
3316
3317static int sky2_set_rx_csum(struct net_device *dev, u32 data)
3318{
3319 struct sky2_port *sky2 = netdev_priv(dev);
3320
3321 sky2->rx_csum = data;
793b883e 3322
cd28ab6a
SH		 3323 sky2_write32(sky2->hw, Q_ADDR(rxqaddr[sky2->port], Q_CSR),
3324 data ? BMU_ENA_RX_CHKSUM : BMU_DIS_RX_CHKSUM);
3325
3326 return 0;
3327}
3328
3329static u32 sky2_get_msglevel(struct net_device *netdev)
3330{
3331 struct sky2_port *sky2 = netdev_priv(netdev);
3332 return sky2->msg_enable;
3333}
3334
9a7ae0a9
SH		 3335static int sky2_nway_reset(struct net_device *dev)
3336{
3337 struct sky2_port *sky2 = netdev_priv(dev);
9a7ae0a9 3338
16ad91e1 3339 if (!netif_running(dev) || sky2->autoneg != AUTONEG_ENABLE)
9a7ae0a9
SH		 3340 return -EINVAL;
3341
1b537565 3342 sky2_phy_reinit(sky2);
d1b139c0 3343 sky2_set_multicast(dev);
9a7ae0a9
SH		 3344
3345 return 0;
3346}
3347
793b883e 3348static void sky2_phy_stats(struct sky2_port *sky2, u64 * data, unsigned count)
cd28ab6a
SH		 3349{
3350 struct sky2_hw *hw = sky2->hw;
3351 unsigned port = sky2->port;
3352 int i;
3353
3354 data[0] = (u64) gma_read32(hw, port, GM_TXO_OK_HI) << 32
793b883e 3355 | (u64) gma_read32(hw, port, GM_TXO_OK_LO);
cd28ab6a 3356 data[1] = (u64) gma_read32(hw, port, GM_RXO_OK_HI) << 32
793b883e 3357 | (u64) gma_read32(hw, port, GM_RXO_OK_LO);
cd28ab6a 3358
793b883e 3359 for (i = 2; i < count; i++)
cd28ab6a
SH		 3360 data[i] = (u64) gma_read32(hw, port, sky2_stats[i].offset);
3361}
3362
cd28ab6a
SH		 3363static void sky2_set_msglevel(struct net_device *netdev, u32 value)
3364{
3365 struct sky2_port *sky2 = netdev_priv(netdev);
3366 sky2->msg_enable = value;
3367}
3368
b9f2c044 3369static int sky2_get_sset_count(struct net_device *dev, int sset)
cd28ab6a 3370{
b9f2c044
JG		 3371 switch (sset) {
3372 case ETH_SS_STATS:
3373 return ARRAY_SIZE(sky2_stats);
3374 default:
3375 return -EOPNOTSUPP;
3376 }
cd28ab6a
SH		 3377}
3378
3379static void sky2_get_ethtool_stats(struct net_device *dev,
793b883e 3380 struct ethtool_stats *stats, u64 * data)
cd28ab6a
SH		 3381{
3382 struct sky2_port *sky2 = netdev_priv(dev);
3383
793b883e 3384 sky2_phy_stats(sky2, data, ARRAY_SIZE(sky2_stats));
cd28ab6a
SH		 3385}
3386
793b883e 3387static void sky2_get_strings(struct net_device *dev, u32 stringset, u8 * data)
cd28ab6a
SH		 3388{
3389 int i;
3390
3391 switch (stringset) {
3392 case ETH_SS_STATS:
3393 for (i = 0; i < ARRAY_SIZE(sky2_stats); i++)
3394 memcpy(data + i * ETH_GSTRING_LEN,
3395 sky2_stats[i].name, ETH_GSTRING_LEN);
3396 break;
3397 }
3398}
3399
cd28ab6a
SH		 3400static int sky2_set_mac_address(struct net_device *dev, void *p)
3401{
3402 struct sky2_port *sky2 = netdev_priv(dev);
a8ab1ec0
SH		 3403 struct sky2_hw *hw = sky2->hw;
3404 unsigned port = sky2->port;
3405 const struct sockaddr *addr = p;
cd28ab6a
SH		 3406
3407 if (!is_valid_ether_addr(addr->sa_data))
3408 return -EADDRNOTAVAIL;
3409
cd28ab6a 3410 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
a8ab1ec0 3411 memcpy_toio(hw->regs + B2_MAC_1 + port * 8,
cd28ab6a 3412 dev->dev_addr, ETH_ALEN);
a8ab1ec0 3413 memcpy_toio(hw->regs + B2_MAC_2 + port * 8,
cd28ab6a 3414 dev->dev_addr, ETH_ALEN);
1b537565 3415
a8ab1ec0
SH		 3416 /* virtual address for data */
3417 gma_set_addr(hw, port, GM_SRC_ADDR_2L, dev->dev_addr);
3418
3419 /* physical address: used for pause frames */
3420 gma_set_addr(hw, port, GM_SRC_ADDR_1L, dev->dev_addr);
1b537565
SH		 3421
3422 return 0;
cd28ab6a
SH		 3423}
3424
a052b52f
SH		 3425static void inline sky2_add_filter(u8 filter[8], const u8 *addr)
3426{
3427 u32 bit;
3428
3429 bit = ether_crc(ETH_ALEN, addr) & 63;
3430 filter[bit >> 3] |= 1 << (bit & 7);
3431}
3432
cd28ab6a
SH		 3433static void sky2_set_multicast(struct net_device *dev)
3434{
3435 struct sky2_port *sky2 = netdev_priv(dev);
3436 struct sky2_hw *hw = sky2->hw;
3437 unsigned port = sky2->port;
3438 struct dev_mc_list *list = dev->mc_list;
3439 u16 reg;
3440 u8 filter[8];
a052b52f
SH		 3441 int rx_pause;
3442 static const u8 pause_mc_addr[ETH_ALEN] = { 0x1, 0x80, 0xc2, 0x0, 0x0, 0x1 };
cd28ab6a 3443
a052b52f 3444 rx_pause = (sky2->flow_status == FC_RX || sky2->flow_status == FC_BOTH);
cd28ab6a
SH		 3445 memset(filter, 0, sizeof(filter));
3446
3447 reg = gma_read16(hw, port, GM_RX_CTRL);
3448 reg |= GM_RXCR_UCF_ENA;
3449
d571b694 3450 if (dev->flags & IFF_PROMISC) /* promiscuous */
cd28ab6a 3451 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
a052b52f 3452 else if (dev->flags & IFF_ALLMULTI)
cd28ab6a 3453 memset(filter, 0xff, sizeof(filter));
a052b52f 3454 else if (dev->mc_count == 0 && !rx_pause)
cd28ab6a
SH		 3455 reg &= ~GM_RXCR_MCF_ENA;
3456 else {
3457 int i;
3458 reg |= GM_RXCR_MCF_ENA;
3459
a052b52f
SH		 3460 if (rx_pause)
3461 sky2_add_filter(filter, pause_mc_addr);
3462
3463 for (i = 0; list && i < dev->mc_count; i++, list = list->next)
3464 sky2_add_filter(filter, list->dmi_addr);
cd28ab6a
SH		 3465 }
3466
cd28ab6a 3467 gma_write16(hw, port, GM_MC_ADDR_H1,
793b883e 3468 (u16) filter[0] | ((u16) filter[1] << 8));
cd28ab6a 3469 gma_write16(hw, port, GM_MC_ADDR_H2,
793b883e 3470 (u16) filter[2] | ((u16) filter[3] << 8));
cd28ab6a 3471 gma_write16(hw, port, GM_MC_ADDR_H3,
793b883e 3472 (u16) filter[4] | ((u16) filter[5] << 8));
cd28ab6a 3473 gma_write16(hw, port, GM_MC_ADDR_H4,
793b883e 3474 (u16) filter[6] | ((u16) filter[7] << 8));
cd28ab6a
SH		 3475
3476 gma_write16(hw, port, GM_RX_CTRL, reg);
3477}
3478
3479/* Can have one global because blinking is controlled by
3480 * ethtool and that is always under RTNL mutex
3481 */
a84d0a3d 3482static void sky2_led(struct sky2_port *sky2, enum led_mode mode)
cd28ab6a 3483{
a84d0a3d
SH		 3484 struct sky2_hw *hw = sky2->hw;
3485 unsigned port = sky2->port;
793b883e 3486
a84d0a3d
SH		 3487 spin_lock_bh(&sky2->phy_lock);
3488 if (hw->chip_id == CHIP_ID_YUKON_EC_U ||
3489 hw->chip_id == CHIP_ID_YUKON_EX ||
3490 hw->chip_id == CHIP_ID_YUKON_SUPR) {
3491 u16 pg;
793b883e
SH		 3492 pg = gm_phy_read(hw, port, PHY_MARV_EXT_ADR);
3493 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, 3);
793b883e 3494
a84d0a3d
SH		 3495 switch (mode) {
3496 case MO_LED_OFF:
3497 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3498 PHY_M_LEDC_LOS_CTRL(8) |
3499 PHY_M_LEDC_INIT_CTRL(8) |
3500 PHY_M_LEDC_STA1_CTRL(8) |
3501 PHY_M_LEDC_STA0_CTRL(8));
3502 break;
3503 case MO_LED_ON:
3504 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3505 PHY_M_LEDC_LOS_CTRL(9) |
3506 PHY_M_LEDC_INIT_CTRL(9) |
3507 PHY_M_LEDC_STA1_CTRL(9) |
3508 PHY_M_LEDC_STA0_CTRL(9));
3509 break;
3510 case MO_LED_BLINK:
3511 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3512 PHY_M_LEDC_LOS_CTRL(0xa) |
3513 PHY_M_LEDC_INIT_CTRL(0xa) |
3514 PHY_M_LEDC_STA1_CTRL(0xa) |
3515 PHY_M_LEDC_STA0_CTRL(0xa));
3516 break;
3517 case MO_LED_NORM:
3518 gm_phy_write(hw, port, PHY_MARV_PHY_CTRL,
3519 PHY_M_LEDC_LOS_CTRL(1) |
3520 PHY_M_LEDC_INIT_CTRL(8) |
3521 PHY_M_LEDC_STA1_CTRL(7) |
3522 PHY_M_LEDC_STA0_CTRL(7));
3523 }
793b883e 3524
a84d0a3d
SH		 3525 gm_phy_write(hw, port, PHY_MARV_EXT_ADR, pg);
3526 } else
7d2e3cb7 3527 gm_phy_write(hw, port, PHY_MARV_LED_OVER,
a84d0a3d
SH		 3528 PHY_M_LED_MO_DUP(mode) |
3529 PHY_M_LED_MO_10(mode) |
3530 PHY_M_LED_MO_100(mode) |
3531 PHY_M_LED_MO_1000(mode) |
3532 PHY_M_LED_MO_RX(mode) |
3533 PHY_M_LED_MO_TX(mode));
3534
3535 spin_unlock_bh(&sky2->phy_lock);
cd28ab6a
SH		 3536}
3537
3538/* blink LED's for finding board */
3539static int sky2_phys_id(struct net_device *dev, u32 data)
3540{
3541 struct sky2_port *sky2 = netdev_priv(dev);
a84d0a3d 3542 unsigned int i;
cd28ab6a 3543
a84d0a3d
SH		 3544 if (data == 0)
3545 data = UINT_MAX;
cd28ab6a 3546
a84d0a3d
SH		 3547 for (i = 0; i < data; i++) {
3548 sky2_led(sky2, MO_LED_ON);
3549 if (msleep_interruptible(500))
3550 break;
3551 sky2_led(sky2, MO_LED_OFF);
3552 if (msleep_interruptible(500))
3553 break;
793b883e 3554 }
a84d0a3d 3555 sky2_led(sky2, MO_LED_NORM);
cd28ab6a
SH		 3556
3557 return 0;
3558}
3559
3560static void sky2_get_pauseparam(struct net_device *dev,
3561 struct ethtool_pauseparam *ecmd)
3562{
3563 struct sky2_port *sky2 = netdev_priv(dev);
3564
16ad91e1
SH		 3565 switch (sky2->flow_mode) {
3566 case FC_NONE:
3567 ecmd->tx_pause = ecmd->rx_pause = 0;
3568 break;
3569 case FC_TX:
3570 ecmd->tx_pause = 1, ecmd->rx_pause = 0;
3571 break;
3572 case FC_RX:
3573 ecmd->tx_pause = 0, ecmd->rx_pause = 1;
3574 break;
3575 case FC_BOTH:
3576 ecmd->tx_pause = ecmd->rx_pause = 1;
3577 }
3578
cd28ab6a
SH		 3579 ecmd->autoneg = sky2->autoneg;
3580}
3581
3582static int sky2_set_pauseparam(struct net_device *dev,
3583 struct ethtool_pauseparam *ecmd)
3584{
3585 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a
SH		 3586
3587 sky2->autoneg = ecmd->autoneg;
16ad91e1 3588 sky2->flow_mode = sky2_flow(ecmd->rx_pause, ecmd->tx_pause);
cd28ab6a 3589
16ad91e1
SH		 3590 if (netif_running(dev))
3591 sky2_phy_reinit(sky2);
cd28ab6a 3592
2eaba1a2 3593 return 0;
cd28ab6a
SH		 3594}
3595
fb17358f
SH		 3596static int sky2_get_coalesce(struct net_device *dev,
3597 struct ethtool_coalesce *ecmd)
3598{
3599 struct sky2_port *sky2 = netdev_priv(dev);
3600 struct sky2_hw *hw = sky2->hw;
3601
3602 if (sky2_read8(hw, STAT_TX_TIMER_CTRL) == TIM_STOP)
3603 ecmd->tx_coalesce_usecs = 0;
3604 else {
3605 u32 clks = sky2_read32(hw, STAT_TX_TIMER_INI);
3606 ecmd->tx_coalesce_usecs = sky2_clk2us(hw, clks);
3607 }
3608 ecmd->tx_max_coalesced_frames = sky2_read16(hw, STAT_TX_IDX_TH);
3609
3610 if (sky2_read8(hw, STAT_LEV_TIMER_CTRL) == TIM_STOP)
3611 ecmd->rx_coalesce_usecs = 0;
3612 else {
3613 u32 clks = sky2_read32(hw, STAT_LEV_TIMER_INI);
3614 ecmd->rx_coalesce_usecs = sky2_clk2us(hw, clks);
3615 }
3616 ecmd->rx_max_coalesced_frames = sky2_read8(hw, STAT_FIFO_WM);
3617
3618 if (sky2_read8(hw, STAT_ISR_TIMER_CTRL) == TIM_STOP)
3619 ecmd->rx_coalesce_usecs_irq = 0;
3620 else {
3621 u32 clks = sky2_read32(hw, STAT_ISR_TIMER_INI);
3622 ecmd->rx_coalesce_usecs_irq = sky2_clk2us(hw, clks);
3623 }
3624
3625 ecmd->rx_max_coalesced_frames_irq = sky2_read8(hw, STAT_FIFO_ISR_WM);
3626
3627 return 0;
3628}
3629
3630/* Note: this affect both ports */
3631static int sky2_set_coalesce(struct net_device *dev,
3632 struct ethtool_coalesce *ecmd)
3633{
3634 struct sky2_port *sky2 = netdev_priv(dev);
3635 struct sky2_hw *hw = sky2->hw;
77b3d6a2 3636 const u32 tmax = sky2_clk2us(hw, 0x0ffffff);
fb17358f 3637
77b3d6a2
SH		 3638 if (ecmd->tx_coalesce_usecs > tmax ||
3639 ecmd->rx_coalesce_usecs > tmax ||
3640 ecmd->rx_coalesce_usecs_irq > tmax)
fb17358f
SH		 3641 return -EINVAL;
3642
ff81fbbe 3643 if (ecmd->tx_max_coalesced_frames >= TX_RING_SIZE-1)
fb17358f 3644 return -EINVAL;
ff81fbbe 3645 if (ecmd->rx_max_coalesced_frames > RX_MAX_PENDING)
fb17358f 3646 return -EINVAL;
ff81fbbe 3647 if (ecmd->rx_max_coalesced_frames_irq >RX_MAX_PENDING)
fb17358f
SH		 3648 return -EINVAL;
3649
3650 if (ecmd->tx_coalesce_usecs == 0)
3651 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_STOP);
3652 else {
3653 sky2_write32(hw, STAT_TX_TIMER_INI,
3654 sky2_us2clk(hw, ecmd->tx_coalesce_usecs));
3655 sky2_write8(hw, STAT_TX_TIMER_CTRL, TIM_START);
3656 }
3657 sky2_write16(hw, STAT_TX_IDX_TH, ecmd->tx_max_coalesced_frames);
3658
3659 if (ecmd->rx_coalesce_usecs == 0)
3660 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_STOP);
3661 else {
3662 sky2_write32(hw, STAT_LEV_TIMER_INI,
3663 sky2_us2clk(hw, ecmd->rx_coalesce_usecs));
3664 sky2_write8(hw, STAT_LEV_TIMER_CTRL, TIM_START);
3665 }
3666 sky2_write8(hw, STAT_FIFO_WM, ecmd->rx_max_coalesced_frames);
3667
3668 if (ecmd->rx_coalesce_usecs_irq == 0)
3669 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_STOP);
3670 else {
d28d4870 3671 sky2_write32(hw, STAT_ISR_TIMER_INI,
fb17358f
SH		 3672 sky2_us2clk(hw, ecmd->rx_coalesce_usecs_irq));
3673 sky2_write8(hw, STAT_ISR_TIMER_CTRL, TIM_START);
3674 }
3675 sky2_write8(hw, STAT_FIFO_ISR_WM, ecmd->rx_max_coalesced_frames_irq);
3676 return 0;
3677}
3678
793b883e
SH		 3679static void sky2_get_ringparam(struct net_device *dev,
3680 struct ethtool_ringparam *ering)
3681{
3682 struct sky2_port *sky2 = netdev_priv(dev);
3683
3684 ering->rx_max_pending = RX_MAX_PENDING;
3685 ering->rx_mini_max_pending = 0;
3686 ering->rx_jumbo_max_pending = 0;
3687 ering->tx_max_pending = TX_RING_SIZE - 1;
3688
3689 ering->rx_pending = sky2->rx_pending;
3690 ering->rx_mini_pending = 0;
3691 ering->rx_jumbo_pending = 0;
3692 ering->tx_pending = sky2->tx_pending;
3693}
3694
3695static int sky2_set_ringparam(struct net_device *dev,
3696 struct ethtool_ringparam *ering)
3697{
3698 struct sky2_port *sky2 = netdev_priv(dev);
3699 int err = 0;
3700
3701 if (ering->rx_pending > RX_MAX_PENDING ||
3702 ering->rx_pending < 8 ||
3703 ering->tx_pending < MAX_SKB_TX_LE ||
3704 ering->tx_pending > TX_RING_SIZE - 1)
3705 return -EINVAL;
3706
3707 if (netif_running(dev))
3708 sky2_down(dev);
3709
3710 sky2->rx_pending = ering->rx_pending;
3711 sky2->tx_pending = ering->tx_pending;
3712
1b537565 3713 if (netif_running(dev)) {
793b883e 3714 err = sky2_up(dev);
1b537565
SH		 3715 if (err)
3716 dev_close(dev);
3717 }
793b883e
SH		 3718
3719 return err;
3720}
3721
793b883e
SH		 3722static int sky2_get_regs_len(struct net_device *dev)
3723{
6e4cbb34 3724 return 0x4000;
793b883e
SH		 3725}
3726
3727/*
3728 * Returns copy of control register region
3ead5db7 3729 * Note: ethtool_get_regs always provides full size (16k) buffer
793b883e
SH		 3730 */
3731static void sky2_get_regs(struct net_device *dev, struct ethtool_regs *regs,
3732 void *p)
3733{
3734 const struct sky2_port *sky2 = netdev_priv(dev);
793b883e 3735 const void __iomem *io = sky2->hw->regs;
295b54c4 3736 unsigned int b;
793b883e
SH		 3737
3738 regs->version = 1;
793b883e 3739
295b54c4
SH		 3740 for (b = 0; b < 128; b++) {
3741 /* This complicated switch statement is to make sure and
3742 * only access regions that are unreserved.
3743 * Some blocks are only valid on dual port cards.
3744 * and block 3 has some special diagnostic registers that
3745 * are poison.
3746 */
3747 switch (b) {
3748 case 3:
3749 /* skip diagnostic ram region */
3750 memcpy_fromio(p + 0x10, io + 0x10, 128 - 0x10);
3751 break;
3ead5db7 3752
295b54c4
SH		 3753 /* dual port cards only */
3754 case 5: /* Tx Arbiter 2 */
3755 case 9: /* RX2 */
3756 case 14 ... 15: /* TX2 */
3757 case 17: case 19: /* Ram Buffer 2 */
3758 case 22 ... 23: /* Tx Ram Buffer 2 */
3759 case 25: /* Rx MAC Fifo 1 */
3760 case 27: /* Tx MAC Fifo 2 */
3761 case 31: /* GPHY 2 */
3762 case 40 ... 47: /* Pattern Ram 2 */
3763 case 52: case 54: /* TCP Segmentation 2 */
3764 case 112 ... 116: /* GMAC 2 */
3765 if (sky2->hw->ports == 1)
3766 goto reserved;
3767 /* fall through */
3768 case 0: /* Control */
3769 case 2: /* Mac address */
3770 case 4: /* Tx Arbiter 1 */
3771 case 7: /* PCI express reg */
3772 case 8: /* RX1 */
3773 case 12 ... 13: /* TX1 */
3774 case 16: case 18:/* Rx Ram Buffer 1 */
3775 case 20 ... 21: /* Tx Ram Buffer 1 */
3776 case 24: /* Rx MAC Fifo 1 */
3777 case 26: /* Tx MAC Fifo 1 */
3778 case 28 ... 29: /* Descriptor and status unit */
3779 case 30: /* GPHY 1*/
3780 case 32 ... 39: /* Pattern Ram 1 */
3781 case 48: case 50: /* TCP Segmentation 1 */
3782 case 56 ... 60: /* PCI space */
3783 case 80 ... 84: /* GMAC 1 */
3784 memcpy_fromio(p, io, 128);
3785 break;
3786 default:
3787reserved:
3788 memset(p, 0, 128);
3789 }
3ead5db7 3790
295b54c4
SH		 3791 p += 128;
3792 io += 128;
3793 }
793b883e 3794}
cd28ab6a 3795
b628ed98
SH		 3796/* In order to do Jumbo packets on these chips, need to turn off the
3797 * transmit store/forward. Therefore checksum offload won't work.
3798 */
3799static int no_tx_offload(struct net_device *dev)
3800{
3801 const struct sky2_port *sky2 = netdev_priv(dev);
3802 const struct sky2_hw *hw = sky2->hw;
3803
69161611 3804 return dev->mtu > ETH_DATA_LEN && hw->chip_id == CHIP_ID_YUKON_EC_U;
b628ed98
SH		 3805}
3806
3807static int sky2_set_tx_csum(struct net_device *dev, u32 data)
3808{
3809 if (data && no_tx_offload(dev))
3810 return -EINVAL;
3811
3812 return ethtool_op_set_tx_csum(dev, data);
3813}
3814
3815
3816static int sky2_set_tso(struct net_device *dev, u32 data)
3817{
3818 if (data && no_tx_offload(dev))
3819 return -EINVAL;
3820
3821 return ethtool_op_set_tso(dev, data);
3822}
3823
f4331a6d
SH		 3824static int sky2_get_eeprom_len(struct net_device *dev)
3825{
3826 struct sky2_port *sky2 = netdev_priv(dev);
b32f40c4 3827 struct sky2_hw *hw = sky2->hw;
f4331a6d
SH		 3828 u16 reg2;
3829
b32f40c4 3830 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
f4331a6d
SH		 3831 return 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
3832}
3833
1413235c 3834static int sky2_vpd_wait(const struct sky2_hw *hw, int cap, u16 busy)
f4331a6d 3835{
1413235c 3836 unsigned long start = jiffies;
f4331a6d 3837
1413235c
SH		 3838 while ( (sky2_pci_read16(hw, cap + PCI_VPD_ADDR) & PCI_VPD_ADDR_F) == busy) {
3839 /* Can take up to 10.6 ms for write */
3840 if (time_after(jiffies, start + HZ/4)) {
3841 dev_err(&hw->pdev->dev, PFX "VPD cycle timed out");
3842 return -ETIMEDOUT;
3843 }
3844 mdelay(1);
3845 }
167f53d0 3846
1413235c
SH		 3847 return 0;
3848}
167f53d0 3849
1413235c
SH		 3850static int sky2_vpd_read(struct sky2_hw *hw, int cap, void *data,
3851 u16 offset, size_t length)
3852{
3853 int rc = 0;
3854
3855 while (length > 0) {
3856 u32 val;
3857
3858 sky2_pci_write16(hw, cap + PCI_VPD_ADDR, offset);
3859 rc = sky2_vpd_wait(hw, cap, 0);
3860 if (rc)
3861 break;
3862
3863 val = sky2_pci_read32(hw, cap + PCI_VPD_DATA);
3864
3865 memcpy(data, &val, min(sizeof(val), length));
3866 offset += sizeof(u32);
3867 data += sizeof(u32);
3868 length -= sizeof(u32);
3869 }
3870
3871 return rc;
f4331a6d
SH		 3872}
3873
1413235c
SH		 3874static int sky2_vpd_write(struct sky2_hw *hw, int cap, const void *data,
3875 u16 offset, unsigned int length)
f4331a6d 3876{
1413235c
SH		 3877 unsigned int i;
3878 int rc = 0;
3879
3880 for (i = 0; i < length; i += sizeof(u32)) {
3881 u32 val = *(u32 *)(data + i);
3882
3883 sky2_pci_write32(hw, cap + PCI_VPD_DATA, val);
3884 sky2_pci_write32(hw, cap + PCI_VPD_ADDR, offset | PCI_VPD_ADDR_F);
3885
3886 rc = sky2_vpd_wait(hw, cap, PCI_VPD_ADDR_F);
3887 if (rc)
3888 break;
3889 }
3890 return rc;
f4331a6d
SH		 3891}
3892
3893static int sky2_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
3894 u8 *data)
3895{
3896 struct sky2_port *sky2 = netdev_priv(dev);
3897 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
f4331a6d
SH		 3898
3899 if (!cap)
3900 return -EINVAL;
3901
3902 eeprom->magic = SKY2_EEPROM_MAGIC;
3903
1413235c 3904 return sky2_vpd_read(sky2->hw, cap, data, eeprom->offset, eeprom->len);
f4331a6d
SH		 3905}
3906
3907static int sky2_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom,
3908 u8 *data)
3909{
3910 struct sky2_port *sky2 = netdev_priv(dev);
3911 int cap = pci_find_capability(sky2->hw->pdev, PCI_CAP_ID_VPD);
f4331a6d
SH		 3912
3913 if (!cap)
3914 return -EINVAL;
3915
3916 if (eeprom->magic != SKY2_EEPROM_MAGIC)
3917 return -EINVAL;
3918
1413235c
SH		 3919 /* Partial writes not supported */
3920 if ((eeprom->offset & 3) || (eeprom->len & 3))
3921 return -EINVAL;
f4331a6d 3922
1413235c 3923 return sky2_vpd_write(sky2->hw, cap, data, eeprom->offset, eeprom->len);
f4331a6d
SH		 3924}
3925
3926
7282d491 3927static const struct ethtool_ops sky2_ethtool_ops = {
f4331a6d
SH		 3928 .get_settings = sky2_get_settings,
3929 .set_settings = sky2_set_settings,
3930 .get_drvinfo = sky2_get_drvinfo,
3931 .get_wol = sky2_get_wol,
3932 .set_wol = sky2_set_wol,
3933 .get_msglevel = sky2_get_msglevel,
3934 .set_msglevel = sky2_set_msglevel,
3935 .nway_reset = sky2_nway_reset,
3936 .get_regs_len = sky2_get_regs_len,
3937 .get_regs = sky2_get_regs,
3938 .get_link = ethtool_op_get_link,
3939 .get_eeprom_len = sky2_get_eeprom_len,
3940 .get_eeprom = sky2_get_eeprom,
3941 .set_eeprom = sky2_set_eeprom,
f4331a6d 3942 .set_sg = ethtool_op_set_sg,
f4331a6d 3943 .set_tx_csum = sky2_set_tx_csum,
f4331a6d
SH		 3944 .set_tso = sky2_set_tso,
3945 .get_rx_csum = sky2_get_rx_csum,
3946 .set_rx_csum = sky2_set_rx_csum,
3947 .get_strings = sky2_get_strings,
3948 .get_coalesce = sky2_get_coalesce,
3949 .set_coalesce = sky2_set_coalesce,
3950 .get_ringparam = sky2_get_ringparam,
3951 .set_ringparam = sky2_set_ringparam,
cd28ab6a
SH		 3952 .get_pauseparam = sky2_get_pauseparam,
3953 .set_pauseparam = sky2_set_pauseparam,
f4331a6d 3954 .phys_id = sky2_phys_id,
b9f2c044 3955 .get_sset_count = sky2_get_sset_count,
cd28ab6a
SH		 3956 .get_ethtool_stats = sky2_get_ethtool_stats,
3957};
3958
3cf26753
SH		 3959#ifdef CONFIG_SKY2_DEBUG
3960
3961static struct dentry *sky2_debug;
3962
e4c2abe2
SH		 3963
3964/*
3965 * Read and parse the first part of Vital Product Data
3966 */
3967#define VPD_SIZE 128
3968#define VPD_MAGIC 0x82
3969
3970static const struct vpd_tag {
3971 char tag[2];
3972 char *label;
3973} vpd_tags[] = {
3974 { "PN", "Part Number" },
3975 { "EC", "Engineering Level" },
3976 { "MN", "Manufacturer" },
3977 { "SN", "Serial Number" },
3978 { "YA", "Asset Tag" },
3979 { "VL", "First Error Log Message" },
3980 { "VF", "Second Error Log Message" },
3981 { "VB", "Boot Agent ROM Configuration" },
3982 { "VE", "EFI UNDI Configuration" },
3983};
3984
3985static void sky2_show_vpd(struct seq_file *seq, struct sky2_hw *hw)
3986{
3987 size_t vpd_size;
3988 loff_t offs;
3989 u8 len;
3990 unsigned char *buf;
3991 u16 reg2;
3992
3993 reg2 = sky2_pci_read16(hw, PCI_DEV_REG2);
3994 vpd_size = 1 << ( ((reg2 & PCI_VPD_ROM_SZ) >> 14) + 8);
3995
3996 seq_printf(seq, "%s Product Data\n", pci_name(hw->pdev));
3997 buf = kmalloc(vpd_size, GFP_KERNEL);
3998 if (!buf) {
3999 seq_puts(seq, "no memory!\n");
4000 return;
4001 }
4002
4003 if (pci_read_vpd(hw->pdev, 0, vpd_size, buf) < 0) {
4004 seq_puts(seq, "VPD read failed\n");
4005 goto out;
4006 }
4007
4008 if (buf[0] != VPD_MAGIC) {
4009 seq_printf(seq, "VPD tag mismatch: %#x\n", buf[0]);
4010 goto out;
4011 }
4012 len = buf[1];
4013 if (len == 0 || len > vpd_size - 4) {
4014 seq_printf(seq, "Invalid id length: %d\n", len);
4015 goto out;
4016 }
4017
4018 seq_printf(seq, "%.*s\n", len, buf + 3);
4019 offs = len + 3;
4020
4021 while (offs < vpd_size - 4) {
4022 int i;
4023
4024 if (!memcmp("RW", buf + offs, 2)) /* end marker */
4025 break;
4026 len = buf[offs + 2];
4027 if (offs + len + 3 >= vpd_size)
4028 break;
4029
4030 for (i = 0; i < ARRAY_SIZE(vpd_tags); i++) {
4031 if (!memcmp(vpd_tags[i].tag, buf + offs, 2)) {
4032 seq_printf(seq, " %s: %.*s\n",
4033 vpd_tags[i].label, len, buf + offs + 3);
4034 break;
4035 }
4036 }
4037 offs += len + 3;
4038 }
4039out:
4040 kfree(buf);
4041}
4042
3cf26753
SH		 4043static int sky2_debug_show(struct seq_file *seq, void *v)
4044{
4045 struct net_device *dev = seq->private;
4046 const struct sky2_port *sky2 = netdev_priv(dev);
bea3348e 4047 struct sky2_hw *hw = sky2->hw;
3cf26753
SH		 4048 unsigned port = sky2->port;
4049 unsigned idx, last;
4050 int sop;
4051
e4c2abe2 4052 sky2_show_vpd(seq, hw);
3cf26753 4053
e4c2abe2 4054 seq_printf(seq, "\nIRQ src=%x mask=%x control=%x\n",
3cf26753
SH		 4055 sky2_read32(hw, B0_ISRC),
4056 sky2_read32(hw, B0_IMSK),
4057 sky2_read32(hw, B0_Y2_SP_ICR));
4058
e4c2abe2
SH		 4059 if (!netif_running(dev)) {
4060 seq_printf(seq, "network not running\n");
4061 return 0;
4062 }
4063
bea3348e 4064 napi_disable(&hw->napi);
3cf26753
SH		 4065 last = sky2_read16(hw, STAT_PUT_IDX);
4066
4067 if (hw->st_idx == last)
4068 seq_puts(seq, "Status ring (empty)\n");
4069 else {
4070 seq_puts(seq, "Status ring\n");
4071 for (idx = hw->st_idx; idx != last && idx < STATUS_RING_SIZE;
4072 idx = RING_NEXT(idx, STATUS_RING_SIZE)) {
4073 const struct sky2_status_le *le = hw->st_le + idx;
4074 seq_printf(seq, "[%d] %#x %d %#x\n",
4075 idx, le->opcode, le->length, le->status);
4076 }
4077 seq_puts(seq, "\n");
4078 }
4079
4080 seq_printf(seq, "Tx ring pending=%u...%u report=%d done=%d\n",
4081 sky2->tx_cons, sky2->tx_prod,
4082 sky2_read16(hw, port == 0 ? STAT_TXA1_RIDX : STAT_TXA2_RIDX),
4083 sky2_read16(hw, Q_ADDR(txqaddr[port], Q_DONE)));
4084
4085 /* Dump contents of tx ring */
4086 sop = 1;
4087 for (idx = sky2->tx_next; idx != sky2->tx_prod && idx < TX_RING_SIZE;
4088 idx = RING_NEXT(idx, TX_RING_SIZE)) {
4089 const struct sky2_tx_le *le = sky2->tx_le + idx;
4090 u32 a = le32_to_cpu(le->addr);
4091
4092 if (sop)
4093 seq_printf(seq, "%u:", idx);
4094 sop = 0;
4095
4096 switch(le->opcode & ~HW_OWNER) {
4097 case OP_ADDR64:
4098 seq_printf(seq, " %#x:", a);
4099 break;
4100 case OP_LRGLEN:
4101 seq_printf(seq, " mtu=%d", a);
4102 break;
4103 case OP_VLAN:
4104 seq_printf(seq, " vlan=%d", be16_to_cpu(le->length));
4105 break;
4106 case OP_TCPLISW:
4107 seq_printf(seq, " csum=%#x", a);
4108 break;
4109 case OP_LARGESEND:
4110 seq_printf(seq, " tso=%#x(%d)", a, le16_to_cpu(le->length));
4111 break;
4112 case OP_PACKET:
4113 seq_printf(seq, " %#x(%d)", a, le16_to_cpu(le->length));
4114 break;
4115 case OP_BUFFER:
4116 seq_printf(seq, " frag=%#x(%d)", a, le16_to_cpu(le->length));
4117 break;
4118 default:
4119 seq_printf(seq, " op=%#x,%#x(%d)", le->opcode,
4120 a, le16_to_cpu(le->length));
4121 }
4122
4123 if (le->ctrl & EOP) {
4124 seq_putc(seq, '\n');
4125 sop = 1;
4126 }
4127 }
4128
4129 seq_printf(seq, "\nRx ring hw get=%d put=%d last=%d\n",
4130 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_GET_IDX)),
4131 last = sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_PUT_IDX)),
4132 sky2_read16(hw, Y2_QADDR(rxqaddr[port], PREF_UNIT_LAST_IDX)));
4133
d1d08d12 4134 sky2_read32(hw, B0_Y2_SP_LISR);
bea3348e 4135 napi_enable(&hw->napi);
3cf26753
SH		 4136 return 0;
4137}
4138
4139static int sky2_debug_open(struct inode *inode, struct file *file)
4140{
4141 return single_open(file, sky2_debug_show, inode->i_private);
4142}
4143
4144static const struct file_operations sky2_debug_fops = {
4145 .owner = THIS_MODULE,
4146 .open = sky2_debug_open,
4147 .read = seq_read,
4148 .llseek = seq_lseek,
4149 .release = single_release,
4150};
4151
4152/*
4153 * Use network device events to create/remove/rename
4154 * debugfs file entries
4155 */
4156static int sky2_device_event(struct notifier_block *unused,
4157 unsigned long event, void *ptr)
4158{
4159 struct net_device *dev = ptr;
5b296bc9 4160 struct sky2_port *sky2 = netdev_priv(dev);
3cf26753 4161
1436b301 4162 if (dev->netdev_ops->ndo_open != sky2_up || !sky2_debug)
5b296bc9 4163 return NOTIFY_DONE;
3cf26753 4164
5b296bc9
SH		 4165 switch(event) {
4166 case NETDEV_CHANGENAME:
4167 if (sky2->debugfs) {
4168 sky2->debugfs = debugfs_rename(sky2_debug, sky2->debugfs,
4169 sky2_debug, dev->name);
4170 }
4171 break;
3cf26753 4172
5b296bc9
SH		 4173 case NETDEV_GOING_DOWN:
4174 if (sky2->debugfs) {
4175 printk(KERN_DEBUG PFX "%s: remove debugfs\n",
4176 dev->name);
4177 debugfs_remove(sky2->debugfs);
4178 sky2->debugfs = NULL;
3cf26753 4179 }
5b296bc9
SH		 4180 break;
4181
4182 case NETDEV_UP:
4183 sky2->debugfs = debugfs_create_file(dev->name, S_IRUGO,
4184 sky2_debug, dev,
4185 &sky2_debug_fops);
4186 if (IS_ERR(sky2->debugfs))
4187 sky2->debugfs = NULL;
3cf26753
SH		 4188 }
4189
4190 return NOTIFY_DONE;
4191}
4192
4193static struct notifier_block sky2_notifier = {
4194 .notifier_call = sky2_device_event,
4195};
4196
4197
4198static __init void sky2_debug_init(void)
4199{
4200 struct dentry *ent;
4201
4202 ent = debugfs_create_dir("sky2", NULL);
4203 if (!ent || IS_ERR(ent))
4204 return;
4205
4206 sky2_debug = ent;
4207 register_netdevice_notifier(&sky2_notifier);
4208}
4209
4210static __exit void sky2_debug_cleanup(void)
4211{
4212 if (sky2_debug) {
4213 unregister_netdevice_notifier(&sky2_notifier);
4214 debugfs_remove(sky2_debug);
4215 sky2_debug = NULL;
4216 }
4217}
4218
4219#else
4220#define sky2_debug_init()
4221#define sky2_debug_cleanup()
4222#endif
4223
1436b301
SH		 4224/* Two copies of network device operations to handle special case of
4225 not allowing netpoll on second port */
4226static const struct net_device_ops sky2_netdev_ops[2] = {
4227 {
4228 .ndo_open = sky2_up,
4229 .ndo_stop = sky2_down,
00829823 4230 .ndo_start_xmit = sky2_xmit_frame,
1436b301
SH		 4231 .ndo_do_ioctl = sky2_ioctl,
4232 .ndo_validate_addr = eth_validate_addr,
4233 .ndo_set_mac_address = sky2_set_mac_address,
4234 .ndo_set_multicast_list = sky2_set_multicast,
4235 .ndo_change_mtu = sky2_change_mtu,
4236 .ndo_tx_timeout = sky2_tx_timeout,
4237#ifdef SKY2_VLAN_TAG_USED
4238 .ndo_vlan_rx_register = sky2_vlan_rx_register,
4239#endif
4240#ifdef CONFIG_NET_POLL_CONTROLLER
4241 .ndo_poll_controller = sky2_netpoll,
4242#endif
4243 },
4244 {
4245 .ndo_open = sky2_up,
4246 .ndo_stop = sky2_down,
00829823 4247 .ndo_start_xmit = sky2_xmit_frame,
1436b301
SH		 4248 .ndo_do_ioctl = sky2_ioctl,
4249 .ndo_validate_addr = eth_validate_addr,
4250 .ndo_set_mac_address = sky2_set_mac_address,
4251 .ndo_set_multicast_list = sky2_set_multicast,
4252 .ndo_change_mtu = sky2_change_mtu,
4253 .ndo_tx_timeout = sky2_tx_timeout,
4254#ifdef SKY2_VLAN_TAG_USED
4255 .ndo_vlan_rx_register = sky2_vlan_rx_register,
4256#endif
4257 },
4258};
3cf26753 4259
cd28ab6a
SH		 4260/* Initialize network device */
4261static __devinit struct net_device *sky2_init_netdev(struct sky2_hw *hw,
e3173832 4262 unsigned port,
be63a21c 4263 int highmem, int wol)
cd28ab6a
SH		 4264{
4265 struct sky2_port *sky2;
4266 struct net_device *dev = alloc_etherdev(sizeof(*sky2));
4267
4268 if (!dev) {
898eb71c 4269 dev_err(&hw->pdev->dev, "etherdev alloc failed\n");
cd28ab6a
SH		 4270 return NULL;
4271 }
4272
cd28ab6a 4273 SET_NETDEV_DEV(dev, &hw->pdev->dev);
ef743d33 4274 dev->irq = hw->pdev->irq;
cd28ab6a 4275 SET_ETHTOOL_OPS(dev, &sky2_ethtool_ops);
cd28ab6a 4276 dev->watchdog_timeo = TX_WATCHDOG;
1436b301 4277 dev->netdev_ops = &sky2_netdev_ops[port];
cd28ab6a
SH		 4278
4279 sky2 = netdev_priv(dev);
4280 sky2->netdev = dev;
4281 sky2->hw = hw;
4282 sky2->msg_enable = netif_msg_init(debug, default_msg);
4283
cd28ab6a
SH		 4284 /* Auto speed and flow control */
4285 sky2->autoneg = AUTONEG_ENABLE;
16ad91e1
SH		 4286 sky2->flow_mode = FC_BOTH;
4287
cd28ab6a
SH		 4288 sky2->duplex = -1;
4289 sky2->speed = -1;
4290 sky2->advertising = sky2_supported_modes(hw);
8b31cfbc 4291 sky2->rx_csum = (hw->chip_id != CHIP_ID_YUKON_XL);
be63a21c 4292 sky2->wol = wol;
75d070c5 4293
e07b1aa8 4294 spin_lock_init(&sky2->phy_lock);
793b883e 4295 sky2->tx_pending = TX_DEF_PENDING;
290d4de5 4296 sky2->rx_pending = RX_DEF_PENDING;
f6caa14a 4297 sky2->restarting = 0;
cd28ab6a
SH		 4298
4299 hw->dev[port] = dev;
4300
4301 sky2->port = port;
4302
4a50a876 4303 dev->features |= NETIF_F_TSO | NETIF_F_IP_CSUM | NETIF_F_SG;
cd28ab6a
SH		 4304 if (highmem)
4305 dev->features |= NETIF_F_HIGHDMA;
cd28ab6a 4306
d1f13708 4307#ifdef SKY2_VLAN_TAG_USED
d6c9bc1e
SH		 4308 /* The workaround for FE+ status conflicts with VLAN tag detection. */
4309 if (!(sky2->hw->chip_id == CHIP_ID_YUKON_FE_P &&
4310 sky2->hw->chip_rev == CHIP_REV_YU_FE2_A0)) {
4311 dev->features |= NETIF_F_HW_VLAN_TX | NETIF_F_HW_VLAN_RX;
d6c9bc1e 4312 }
d1f13708 4313#endif
4314
cd28ab6a 4315 /* read the mac address */
793b883e 4316 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port * 8, ETH_ALEN);
2995bfb7 4317 memcpy(dev->perm_addr, dev->dev_addr, dev->addr_len);
cd28ab6a 4318
cd28ab6a
SH		 4319 return dev;
4320}
4321
28bd181a 4322static void __devinit sky2_show_addr(struct net_device *dev)
cd28ab6a
SH		 4323{
4324 const struct sky2_port *sky2 = netdev_priv(dev);
4325
4326 if (netif_msg_probe(sky2))
e174961c
JB		 4327 printk(KERN_INFO PFX "%s: addr %pM\n",
4328 dev->name, dev->dev_addr);
cd28ab6a
SH		 4329}
4330
fb2690a9 4331/* Handle software interrupt used during MSI test */
7d12e780 4332static irqreturn_t __devinit sky2_test_intr(int irq, void *dev_id)
fb2690a9
SH		 4333{
4334 struct sky2_hw *hw = dev_id;
4335 u32 status = sky2_read32(hw, B0_Y2_SP_ISRC2);
4336
4337 if (status == 0)
4338 return IRQ_NONE;
4339
4340 if (status & Y2_IS_IRQ_SW) {
ea76e635 4341 hw->flags |= SKY2_HW_USE_MSI;
fb2690a9
SH		 4342 wake_up(&hw->msi_wait);
4343 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4344 }
4345 sky2_write32(hw, B0_Y2_SP_ICR, 2);
4346
4347 return IRQ_HANDLED;
4348}
4349
4350/* Test interrupt path by forcing a a software IRQ */
4351static int __devinit sky2_test_msi(struct sky2_hw *hw)
4352{
4353 struct pci_dev *pdev = hw->pdev;
4354 int err;
4355
bb507fe1 4356 init_waitqueue_head (&hw->msi_wait);
4357
fb2690a9
SH		 4358 sky2_write32(hw, B0_IMSK, Y2_IS_IRQ_SW);
4359
b0a20ded 4360 err = request_irq(pdev->irq, sky2_test_intr, 0, DRV_NAME, hw);
fb2690a9 4361 if (err) {
b02a9258 4362 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
fb2690a9
SH		 4363 return err;
4364 }
4365
fb2690a9 4366 sky2_write8(hw, B0_CTST, CS_ST_SW_IRQ);
bb507fe1 4367 sky2_read8(hw, B0_CTST);
fb2690a9 4368
ea76e635 4369 wait_event_timeout(hw->msi_wait, (hw->flags & SKY2_HW_USE_MSI), HZ/10);
fb2690a9 4370
ea76e635 4371 if (!(hw->flags & SKY2_HW_USE_MSI)) {
fb2690a9 4372 /* MSI test failed, go back to INTx mode */
b02a9258
SH		 4373 dev_info(&pdev->dev, "No interrupt generated using MSI, "
4374 "switching to INTx mode.\n");
fb2690a9
SH		 4375
4376 err = -EOPNOTSUPP;
4377 sky2_write8(hw, B0_CTST, CS_CL_SW_IRQ);
4378 }
4379
4380 sky2_write32(hw, B0_IMSK, 0);
2bffc23a 4381 sky2_read32(hw, B0_IMSK);
fb2690a9
SH		 4382
4383 free_irq(pdev->irq, hw);
4384
4385 return err;
4386}
4387
c7127a34
SH		 4388/* This driver supports yukon2 chipset only */
4389static const char *sky2_name(u8 chipid, char *buf, int sz)
4390{
4391 const char *name[] = {
4392 "XL", /* 0xb3 */
4393 "EC Ultra", /* 0xb4 */
4394 "Extreme", /* 0xb5 */
4395 "EC", /* 0xb6 */
4396 "FE", /* 0xb7 */
4397 "FE+", /* 0xb8 */
4398 "Supreme", /* 0xb9 */
0ce8b98d 4399 "UL 2", /* 0xba */
c7127a34
SH		 4400 };
4401
0ce8b98d 4402 if (chipid >= CHIP_ID_YUKON_XL && chipid < CHIP_ID_YUKON_UL_2)
c7127a34
SH		 4403 strncpy(buf, name[chipid - CHIP_ID_YUKON_XL], sz);
4404 else
4405 snprintf(buf, sz, "(chip %#x)", chipid);
4406 return buf;
4407}
4408
cd28ab6a
SH		 4409static int __devinit sky2_probe(struct pci_dev *pdev,
4410 const struct pci_device_id *ent)
4411{
7f60c64b 4412 struct net_device *dev;
cd28ab6a 4413 struct sky2_hw *hw;
be63a21c 4414 int err, using_dac = 0, wol_default;
3834507d 4415 u32 reg;
c7127a34 4416 char buf1[16];
cd28ab6a 4417
793b883e
SH		 4418 err = pci_enable_device(pdev);
4419 if (err) {
b02a9258 4420 dev_err(&pdev->dev, "cannot enable PCI device\n");
cd28ab6a
SH		 4421 goto err_out;
4422 }
4423
6cc90a5a
SH		 4424 /* Get configuration information
4425 * Note: only regular PCI config access once to test for HW issues
4426 * other PCI access through shared memory for speed and to
4427 * avoid MMCONFIG problems.
4428 */
4429 err = pci_read_config_dword(pdev, PCI_DEV_REG2, &reg);
4430 if (err) {
4431 dev_err(&pdev->dev, "PCI read config failed\n");
4432 goto err_out;
4433 }
4434
4435 if (~reg == 0) {
4436 dev_err(&pdev->dev, "PCI configuration read error\n");
4437 goto err_out;
4438 }
4439
793b883e
SH		 4440 err = pci_request_regions(pdev, DRV_NAME);
4441 if (err) {
b02a9258 4442 dev_err(&pdev->dev, "cannot obtain PCI resources\n");
44a1d2e5 4443 goto err_out_disable;
cd28ab6a
SH		 4444 }
4445
4446 pci_set_master(pdev);
4447
d1f3d4dd 4448 if (sizeof(dma_addr_t) > sizeof(u32) &&
6a35528a 4449 !(err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64)))) {
d1f3d4dd 4450 using_dac = 1;
6a35528a 4451 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
d1f3d4dd 4452 if (err < 0) {
b02a9258
SH		 4453 dev_err(&pdev->dev, "unable to obtain 64 bit DMA "
4454 "for consistent allocations\n");
d1f3d4dd
SH		 4455 goto err_out_free_regions;
4456 }
d1f3d4dd 4457 } else {
284901a9 4458 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
cd28ab6a 4459 if (err) {
b02a9258 4460 dev_err(&pdev->dev, "no usable DMA configuration\n");
cd28ab6a
SH		 4461 goto err_out_free_regions;
4462 }
4463 }
d1f3d4dd 4464
3834507d
SH		 4465
4466#ifdef __BIG_ENDIAN
4467 /* The sk98lin vendor driver uses hardware byte swapping but
4468 * this driver uses software swapping.
4469 */
4470 reg &= ~PCI_REV_DESC;
4471 err = pci_write_config_dword(pdev,PCI_DEV_REG2, reg);
4472 if (err) {
4473 dev_err(&pdev->dev, "PCI write config failed\n");
4474 goto err_out_free_regions;
4475 }
4476#endif
4477
9d731d77 4478 wol_default = device_may_wakeup(&pdev->dev) ? WAKE_MAGIC : 0;
be63a21c 4479
cd28ab6a 4480 err = -ENOMEM;
6aad85d6 4481 hw = kzalloc(sizeof(*hw), GFP_KERNEL);
cd28ab6a 4482 if (!hw) {
b02a9258 4483 dev_err(&pdev->dev, "cannot allocate hardware struct\n");
cd28ab6a
SH		 4484 goto err_out_free_regions;
4485 }
4486
cd28ab6a 4487 hw->pdev = pdev;
cd28ab6a
SH		 4488
4489 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
4490 if (!hw->regs) {
b02a9258 4491 dev_err(&pdev->dev, "cannot map device registers\n");
cd28ab6a
SH		 4492 goto err_out_free_hw;
4493 }
4494
08c06d8a 4495 /* ring for status responses */
167f53d0 4496 hw->st_le = pci_alloc_consistent(pdev, STATUS_LE_BYTES, &hw->st_dma);
08c06d8a
SH		 4497 if (!hw->st_le)
4498 goto err_out_iounmap;
4499
e3173832 4500 err = sky2_init(hw);
cd28ab6a 4501 if (err)
793b883e 4502 goto err_out_iounmap;
cd28ab6a 4503
c844d483
SH		 4504 dev_info(&pdev->dev, "Yukon-2 %s chip revision %d\n",
4505 sky2_name(hw->chip_id, buf1, sizeof(buf1)), hw->chip_rev);
cd28ab6a 4506
e3173832
SH		 4507 sky2_reset(hw);
4508
be63a21c 4509 dev = sky2_init_netdev(hw, 0, using_dac, wol_default);
7f60c64b 4510 if (!dev) {
4511 err = -ENOMEM;
cd28ab6a 4512 goto err_out_free_pci;
7f60c64b 4513 }
cd28ab6a 4514
9fa1b1f3
SH		 4515 if (!disable_msi && pci_enable_msi(pdev) == 0) {
4516 err = sky2_test_msi(hw);
4517 if (err == -EOPNOTSUPP)
4518 pci_disable_msi(pdev);
4519 else if (err)
4520 goto err_out_free_netdev;
4521 }
4522
793b883e
SH		 4523 err = register_netdev(dev);
4524 if (err) {
b02a9258 4525 dev_err(&pdev->dev, "cannot register net device\n");
cd28ab6a
SH		 4526 goto err_out_free_netdev;
4527 }
4528
6de16237
SH		 4529 netif_napi_add(dev, &hw->napi, sky2_poll, NAPI_WEIGHT);
4530
ea76e635
SH		 4531 err = request_irq(pdev->irq, sky2_intr,
4532 (hw->flags & SKY2_HW_USE_MSI) ? 0 : IRQF_SHARED,
b0a20ded 4533 dev->name, hw);
9fa1b1f3 4534 if (err) {
b02a9258 4535 dev_err(&pdev->dev, "cannot assign irq %d\n", pdev->irq);
9fa1b1f3
SH		 4536 goto err_out_unregister;
4537 }
4538 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 4539 napi_enable(&hw->napi);
9fa1b1f3 4540
cd28ab6a
SH		 4541 sky2_show_addr(dev);
4542
7f60c64b 4543 if (hw->ports > 1) {
4544 struct net_device *dev1;
4545
be63a21c 4546 dev1 = sky2_init_netdev(hw, 1, using_dac, wol_default);
b02a9258
SH		 4547 if (!dev1)
4548 dev_warn(&pdev->dev, "allocation for second device failed\n");
4549 else if ((err = register_netdev(dev1))) {
4550 dev_warn(&pdev->dev,
4551 "register of second port failed (%d)\n", err);
cd28ab6a
SH		 4552 hw->dev[1] = NULL;
4553 free_netdev(dev1);
b02a9258
SH		 4554 } else
4555 sky2_show_addr(dev1);
cd28ab6a
SH		 4556 }
4557
32c2c300 4558 setup_timer(&hw->watchdog_timer, sky2_watchdog, (unsigned long) hw);
81906791
SH		 4559 INIT_WORK(&hw->restart_work, sky2_restart);
4560
793b883e
SH		 4561 pci_set_drvdata(pdev, hw);
4562
cd28ab6a
SH		 4563 return 0;
4564
793b883e 4565err_out_unregister:
ea76e635 4566 if (hw->flags & SKY2_HW_USE_MSI)
b0a20ded 4567 pci_disable_msi(pdev);
793b883e 4568 unregister_netdev(dev);
cd28ab6a
SH		 4569err_out_free_netdev:
4570 free_netdev(dev);
cd28ab6a 4571err_out_free_pci:
793b883e 4572 sky2_write8(hw, B0_CTST, CS_RST_SET);
167f53d0 4573 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 4574err_out_iounmap:
4575 iounmap(hw->regs);
4576err_out_free_hw:
4577 kfree(hw);
4578err_out_free_regions:
4579 pci_release_regions(pdev);
44a1d2e5 4580err_out_disable:
cd28ab6a 4581 pci_disable_device(pdev);
cd28ab6a 4582err_out:
549a68c3 4583 pci_set_drvdata(pdev, NULL);
cd28ab6a
SH		 4584 return err;
4585}
4586
4587static void __devexit sky2_remove(struct pci_dev *pdev)
4588{
793b883e 4589 struct sky2_hw *hw = pci_get_drvdata(pdev);
6de16237 4590 int i;
cd28ab6a 4591
793b883e 4592 if (!hw)
cd28ab6a
SH		 4593 return;
4594
32c2c300 4595 del_timer_sync(&hw->watchdog_timer);
6de16237 4596 cancel_work_sync(&hw->restart_work);
d27ed387 4597
b877fe28 4598 for (i = hw->ports-1; i >= 0; --i)
6de16237 4599 unregister_netdev(hw->dev[i]);
81906791 4600
d27ed387 4601 sky2_write32(hw, B0_IMSK, 0);
cd28ab6a 4602
ae306cca
SH		 4603 sky2_power_aux(hw);
4604
cd28ab6a 4605 sky2_write16(hw, B0_Y2LED, LED_STAT_OFF);
793b883e 4606 sky2_write8(hw, B0_CTST, CS_RST_SET);
5afa0a9c 4607 sky2_read8(hw, B0_CTST);
cd28ab6a
SH		 4608
4609 free_irq(pdev->irq, hw);
ea76e635 4610 if (hw->flags & SKY2_HW_USE_MSI)
b0a20ded 4611 pci_disable_msi(pdev);
793b883e 4612 pci_free_consistent(pdev, STATUS_LE_BYTES, hw->st_le, hw->st_dma);
cd28ab6a
SH		 4613 pci_release_regions(pdev);
4614 pci_disable_device(pdev);
793b883e 4615
b877fe28 4616 for (i = hw->ports-1; i >= 0; --i)
6de16237
SH		 4617 free_netdev(hw->dev[i]);
4618
cd28ab6a
SH		 4619 iounmap(hw->regs);
4620 kfree(hw);
5afa0a9c 4621
cd28ab6a
SH		 4622 pci_set_drvdata(pdev, NULL);
4623}
4624
4625#ifdef CONFIG_PM
4626static int sky2_suspend(struct pci_dev *pdev, pm_message_t state)
4627{
793b883e 4628 struct sky2_hw *hw = pci_get_drvdata(pdev);
e3173832 4629 int i, wol = 0;
cd28ab6a 4630
549a68c3
SH		 4631 if (!hw)
4632 return 0;
4633
063a0b38
SH		 4634 del_timer_sync(&hw->watchdog_timer);
4635 cancel_work_sync(&hw->restart_work);
4636
f05267e7 4637 for (i = 0; i < hw->ports; i++) {
cd28ab6a 4638 struct net_device *dev = hw->dev[i];
e3173832 4639 struct sky2_port *sky2 = netdev_priv(dev);
cd28ab6a 4640
063a0b38 4641 netif_device_detach(dev);
e3173832 4642 if (netif_running(dev))
5afa0a9c 4643 sky2_down(dev);
e3173832
SH		 4644
4645 if (sky2->wol)
4646 sky2_wol_init(sky2);
4647
4648 wol |= sky2->wol;
cd28ab6a
SH		 4649 }
4650
8ab8fca2 4651 sky2_write32(hw, B0_IMSK, 0);
6de16237 4652 napi_disable(&hw->napi);
ae306cca 4653 sky2_power_aux(hw);
e3173832 4654
d374c1c1 4655 pci_save_state(pdev);
e3173832 4656 pci_enable_wake(pdev, pci_choose_state(pdev, state), wol);
f71eb1a2 4657 pci_set_power_state(pdev, pci_choose_state(pdev, state));
ae306cca 4658
2ccc99b7 4659 return 0;
cd28ab6a
SH		 4660}
4661
4662static int sky2_resume(struct pci_dev *pdev)
4663{
793b883e 4664 struct sky2_hw *hw = pci_get_drvdata(pdev);
08c06d8a 4665 int i, err;
cd28ab6a 4666
549a68c3
SH		 4667 if (!hw)
4668 return 0;
4669
f71eb1a2
SH		 4670 err = pci_set_power_state(pdev, PCI_D0);
4671 if (err)
4672 goto out;
ae306cca
SH		 4673
4674 err = pci_restore_state(pdev);
4675 if (err)
4676 goto out;
4677
cd28ab6a 4678 pci_enable_wake(pdev, PCI_D0, 0);
1ad5b4a5
SH		 4679
4680 /* Re-enable all clocks */
05745c4a
SH		 4681 if (hw->chip_id == CHIP_ID_YUKON_EX ||
4682 hw->chip_id == CHIP_ID_YUKON_EC_U ||
4683 hw->chip_id == CHIP_ID_YUKON_FE_P)
b32f40c4 4684 sky2_pci_write32(hw, PCI_DEV_REG3, 0);
1ad5b4a5 4685
e3173832 4686 sky2_reset(hw);
8ab8fca2 4687 sky2_write32(hw, B0_IMSK, Y2_IS_BASE);
6de16237 4688 napi_enable(&hw->napi);
8ab8fca2 4689
f05267e7 4690 for (i = 0; i < hw->ports; i++) {
cd28ab6a 4691 struct net_device *dev = hw->dev[i];
063a0b38
SH		 4692
4693 netif_device_attach(dev);
6a5706b9 4694 if (netif_running(dev)) {
08c06d8a
SH		 4695 err = sky2_up(dev);
4696 if (err) {
4697 printk(KERN_ERR PFX "%s: could not up: %d\n",
4698 dev->name, err);
68c28898 4699 rtnl_lock();
08c06d8a 4700 dev_close(dev);
68c28898 4701 rtnl_unlock();
eb35cf60 4702 goto out;
5afa0a9c 4703 }
cd28ab6a
SH		 4704 }
4705 }
eb35cf60 4706
ae306cca 4707 return 0;
08c06d8a 4708out:
b02a9258 4709 dev_err(&pdev->dev, "resume failed (%d)\n", err);
ae306cca 4710 pci_disable_device(pdev);
08c06d8a 4711 return err;
cd28ab6a
SH		 4712}
4713#endif
4714
e3173832
SH		 4715static void sky2_shutdown(struct pci_dev *pdev)
4716{
4717 struct sky2_hw *hw = pci_get_drvdata(pdev);
4718 int i, wol = 0;
4719
549a68c3
SH		 4720 if (!hw)
4721 return;
4722
5c0d6b34 4723 del_timer_sync(&hw->watchdog_timer);
e3173832
SH		 4724
4725 for (i = 0; i < hw->ports; i++) {
4726 struct net_device *dev = hw->dev[i];
4727 struct sky2_port *sky2 = netdev_priv(dev);
4728
4729 if (sky2->wol) {
4730 wol = 1;
4731 sky2_wol_init(sky2);
4732 }
4733 }
4734
4735 if (wol)
4736 sky2_power_aux(hw);
4737
4738 pci_enable_wake(pdev, PCI_D3hot, wol);
4739 pci_enable_wake(pdev, PCI_D3cold, wol);
4740
4741 pci_disable_device(pdev);
f71eb1a2 4742 pci_set_power_state(pdev, PCI_D3hot);
e3173832
SH		 4743}
4744
cd28ab6a 4745static struct pci_driver sky2_driver = {
793b883e
SH		 4746 .name = DRV_NAME,
4747 .id_table = sky2_id_table,
4748 .probe = sky2_probe,
4749 .remove = __devexit_p(sky2_remove),
cd28ab6a 4750#ifdef CONFIG_PM
793b883e
SH		 4751 .suspend = sky2_suspend,
4752 .resume = sky2_resume,
cd28ab6a 4753#endif
e3173832 4754 .shutdown = sky2_shutdown,
cd28ab6a
SH		 4755};
4756
4757static int __init sky2_init_module(void)
4758{
c844d483
SH		 4759 pr_info(PFX "driver version " DRV_VERSION "\n");
4760
3cf26753 4761 sky2_debug_init();
50241c4c 4762 return pci_register_driver(&sky2_driver);
cd28ab6a
SH		 4763}
4764
4765static void __exit sky2_cleanup_module(void)
4766{
4767 pci_unregister_driver(&sky2_driver);
3cf26753 4768 sky2_debug_cleanup();
cd28ab6a
SH		 4769}
4770
4771module_init(sky2_init_module);
4772module_exit(sky2_cleanup_module);
4773
4774MODULE_DESCRIPTION("Marvell Yukon 2 Gigabit Ethernet driver");
65ebe634 4775MODULE_AUTHOR("Stephen Hemminger <shemminger@linux-foundation.org>");
cd28ab6a 4776MODULE_LICENSE("GPL");
5f4f9dc1 4777MODULE_VERSION(DRV_VERSION);
Linux 6.x block layer and io_uring tree(s)