projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
mv643xx_eth: checkpatch fixes
[linux-2.6-block.git] / drivers / net / mv643xx_eth.c
CommitLineData
1da177e4 1/*
9c1bbdfe 2 * Driver for Marvell Discovery (MV643XX) and Marvell Orion ethernet ports
1da177e4
LT		 3 * Copyright (C) 2002 Matthew Dharm <mdharm@momenco.com>
4 *
5 * Based on the 64360 driver from:
4547fa61
LB		 6 * Copyright (C) 2002 Rabeeh Khoury <rabeeh@galileo.co.il>
7 * Rabeeh Khoury <rabeeh@marvell.com>
1da177e4
LT		 8 *
9 * Copyright (C) 2003 PMC-Sierra, Inc.,
3bb8a18a 10 * written by Manish Lachwani
1da177e4
LT		 11 *
12 * Copyright (C) 2003 Ralf Baechle <ralf@linux-mips.org>
13 *
c8aaea25 14 * Copyright (C) 2004-2006 MontaVista Software, Inc.
1da177e4
LT		 15 * Dale Farnsworth <dale@farnsworth.org>
16 *
17 * Copyright (C) 2004 Steven J. Hill <sjhill1@rockwellcollins.com>
18 * <sjhill@realitydiluted.com>
19 *
4547fa61
LB		 20 * Copyright (C) 2007-2008 Marvell Semiconductor
21 * Lennert Buytenhek <buytenh@marvell.com>
22 *
1da177e4
LT		 23 * This program is free software; you can redistribute it and/or
24 * modify it under the terms of the GNU General Public License
25 * as published by the Free Software Foundation; either version 2
26 * of the License, or (at your option) any later version.
27 *
28 * This program is distributed in the hope that it will be useful,
29 * but WITHOUT ANY WARRANTY; without even the implied warranty of
30 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
31 * GNU General Public License for more details.
32 *
33 * You should have received a copy of the GNU General Public License
34 * along with this program; if not, write to the Free Software
35 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
36 */
a779d38c 37
1da177e4
LT		 38#include <linux/init.h>
39#include <linux/dma-mapping.h>
b6298c22 40#include <linux/in.h>
c3efab8e 41#include <linux/ip.h>
1da177e4
LT		 42#include <linux/tcp.h>
43#include <linux/udp.h>
44#include <linux/etherdevice.h>
1da177e4
LT		 45#include <linux/delay.h>
46#include <linux/ethtool.h>
d052d1be 47#include <linux/platform_device.h>
fbd6a754
LB		 48#include <linux/module.h>
49#include <linux/kernel.h>
50#include <linux/spinlock.h>
51#include <linux/workqueue.h>
ed94493f 52#include <linux/phy.h>
fbd6a754 53#include <linux/mv643xx_eth.h>
10a9948d
LB		 54#include <linux/io.h>
55#include <linux/types.h>
1da177e4 56#include <asm/system.h>
fbd6a754 57
e5371493 58static char mv643xx_eth_driver_name[] = "mv643xx_eth";
042af53c 59static char mv643xx_eth_driver_version[] = "1.4";
c9df406f 60
fbd6a754 61
fbd6a754
LB		 62/*
63 * Registers shared between all ports.
64 */
3cb4667c
LB		 65#define PHY_ADDR 0x0000
66#define SMI_REG 0x0004
45c5d3bc
LB		 67#define SMI_BUSY 0x10000000
68#define SMI_READ_VALID 0x08000000
69#define SMI_OPCODE_READ 0x04000000
70#define SMI_OPCODE_WRITE 0x00000000
71#define ERR_INT_CAUSE 0x0080
72#define ERR_INT_SMI_DONE 0x00000010
73#define ERR_INT_MASK 0x0084
3cb4667c
LB		 74#define WINDOW_BASE(w) (0x0200 + ((w) << 3))
75#define WINDOW_SIZE(w) (0x0204 + ((w) << 3))
76#define WINDOW_REMAP_HIGH(w) (0x0280 + ((w) << 2))
77#define WINDOW_BAR_ENABLE 0x0290
78#define WINDOW_PROTECT(w) (0x0294 + ((w) << 4))
fbd6a754
LB		 79
80/*
81 * Per-port registers.
82 */
3cb4667c 83#define PORT_CONFIG(p) (0x0400 + ((p) << 10))
d9a073ea 84#define UNICAST_PROMISCUOUS_MODE 0x00000001
3cb4667c
LB		 85#define PORT_CONFIG_EXT(p) (0x0404 + ((p) << 10))
86#define MAC_ADDR_LOW(p) (0x0414 + ((p) << 10))
87#define MAC_ADDR_HIGH(p) (0x0418 + ((p) << 10))
88#define SDMA_CONFIG(p) (0x041c + ((p) << 10))
89#define PORT_SERIAL_CONTROL(p) (0x043c + ((p) << 10))
90#define PORT_STATUS(p) (0x0444 + ((p) << 10))
a2a41689 91#define TX_FIFO_EMPTY 0x00000400
ae9ae064 92#define TX_IN_PROGRESS 0x00000080
2f7eb47a
LB		 93#define PORT_SPEED_MASK 0x00000030
94#define PORT_SPEED_1000 0x00000010
95#define PORT_SPEED_100 0x00000020
96#define PORT_SPEED_10 0x00000000
97#define FLOW_CONTROL_ENABLED 0x00000008
98#define FULL_DUPLEX 0x00000004
81600eea 99#define LINK_UP 0x00000002
3cb4667c 100#define TXQ_COMMAND(p) (0x0448 + ((p) << 10))
89df5fdc
LB		 101#define TXQ_FIX_PRIO_CONF(p) (0x044c + ((p) << 10))
102#define TX_BW_RATE(p) (0x0450 + ((p) << 10))
3cb4667c 103#define TX_BW_MTU(p) (0x0458 + ((p) << 10))
89df5fdc 104#define TX_BW_BURST(p) (0x045c + ((p) << 10))
3cb4667c 105#define INT_CAUSE(p) (0x0460 + ((p) << 10))
226bb6b7 106#define INT_TX_END 0x07f80000
befefe21 107#define INT_RX 0x000003fc
073a345c 108#define INT_EXT 0x00000002
3cb4667c 109#define INT_CAUSE_EXT(p) (0x0464 + ((p) << 10))
befefe21
LB		 110#define INT_EXT_LINK_PHY 0x00110000
111#define INT_EXT_TX 0x000000ff
3cb4667c
LB		 112#define INT_MASK(p) (0x0468 + ((p) << 10))
113#define INT_MASK_EXT(p) (0x046c + ((p) << 10))
114#define TX_FIFO_URGENT_THRESHOLD(p) (0x0474 + ((p) << 10))
1e881592
LB		 115#define TXQ_FIX_PRIO_CONF_MOVED(p) (0x04dc + ((p) << 10))
116#define TX_BW_RATE_MOVED(p) (0x04e0 + ((p) << 10))
117#define TX_BW_MTU_MOVED(p) (0x04e8 + ((p) << 10))
118#define TX_BW_BURST_MOVED(p) (0x04ec + ((p) << 10))
64da80a2 119#define RXQ_CURRENT_DESC_PTR(p, q) (0x060c + ((p) << 10) + ((q) << 4))
3cb4667c 120#define RXQ_COMMAND(p) (0x0680 + ((p) << 10))
3d6b35bc
LB		 121#define TXQ_CURRENT_DESC_PTR(p, q) (0x06c0 + ((p) << 10) + ((q) << 2))
122#define TXQ_BW_TOKENS(p, q) (0x0700 + ((p) << 10) + ((q) << 4))
123#define TXQ_BW_CONF(p, q) (0x0704 + ((p) << 10) + ((q) << 4))
124#define TXQ_BW_WRR_CONF(p, q) (0x0708 + ((p) << 10) + ((q) << 4))
3cb4667c
LB		 125#define MIB_COUNTERS(p) (0x1000 + ((p) << 7))
126#define SPECIAL_MCAST_TABLE(p) (0x1400 + ((p) << 10))
127#define OTHER_MCAST_TABLE(p) (0x1500 + ((p) << 10))
128#define UNICAST_TABLE(p) (0x1600 + ((p) << 10))
fbd6a754 129
2679a550
LB		 130
131/*
132 * SDMA configuration register.
133 */
cd4ccf76 134#define RX_BURST_SIZE_16_64BIT (4 << 1)
fbd6a754 135#define BLM_RX_NO_SWAP (1 << 4)
fbd6a754 136#define BLM_TX_NO_SWAP (1 << 5)
cd4ccf76 137#define TX_BURST_SIZE_16_64BIT (4 << 22)
fbd6a754
LB		 138
139#if defined(__BIG_ENDIAN)
140#define PORT_SDMA_CONFIG_DEFAULT_VALUE \
10a9948d
LB		 141 (RX_BURST_SIZE_16_64BIT | \
142 TX_BURST_SIZE_16_64BIT)
fbd6a754
LB		 143#elif defined(__LITTLE_ENDIAN)
144#define PORT_SDMA_CONFIG_DEFAULT_VALUE \
10a9948d 145 (RX_BURST_SIZE_16_64BIT | \
fbd6a754
LB		 146 BLM_RX_NO_SWAP | \
147 BLM_TX_NO_SWAP | \
10a9948d 148 TX_BURST_SIZE_16_64BIT)
fbd6a754
LB		 149#else
150#error One of __BIG_ENDIAN or __LITTLE_ENDIAN must be defined
151#endif
152
2beff77b
LB		 153
154/*
155 * Port serial control register.
156 */
157#define SET_MII_SPEED_TO_100 (1 << 24)
158#define SET_GMII_SPEED_TO_1000 (1 << 23)
159#define SET_FULL_DUPLEX_MODE (1 << 21)
fbd6a754 160#define MAX_RX_PACKET_9700BYTE (5 << 17)
2beff77b
LB		 161#define DISABLE_AUTO_NEG_SPEED_GMII (1 << 13)
162#define DO_NOT_FORCE_LINK_FAIL (1 << 10)
163#define SERIAL_PORT_CONTROL_RESERVED (1 << 9)
164#define DISABLE_AUTO_NEG_FOR_FLOW_CTRL (1 << 3)
165#define DISABLE_AUTO_NEG_FOR_DUPLEX (1 << 2)
166#define FORCE_LINK_PASS (1 << 1)
167#define SERIAL_PORT_ENABLE (1 << 0)
fbd6a754 168
2b4a624d
LB		 169#define DEFAULT_RX_QUEUE_SIZE 128
170#define DEFAULT_TX_QUEUE_SIZE 256
fbd6a754 171
fbd6a754 172
7ca72a3b
LB		 173/*
174 * RX/TX descriptors.
fbd6a754
LB		 175 */
176#if defined(__BIG_ENDIAN)
cc9754b3 177struct rx_desc {
fbd6a754
LB		 178 u16 byte_cnt; /* Descriptor buffer byte count */
179 u16 buf_size; /* Buffer size */
180 u32 cmd_sts; /* Descriptor command status */
181 u32 next_desc_ptr; /* Next descriptor pointer */
182 u32 buf_ptr; /* Descriptor buffer pointer */
183};
184
cc9754b3 185struct tx_desc {
fbd6a754
LB		 186 u16 byte_cnt; /* buffer byte count */
187 u16 l4i_chk; /* CPU provided TCP checksum */
188 u32 cmd_sts; /* Command/status field */
189 u32 next_desc_ptr; /* Pointer to next descriptor */
190 u32 buf_ptr; /* pointer to buffer for this descriptor*/
191};
192#elif defined(__LITTLE_ENDIAN)
cc9754b3 193struct rx_desc {
fbd6a754
LB		 194 u32 cmd_sts; /* Descriptor command status */
195 u16 buf_size; /* Buffer size */
196 u16 byte_cnt; /* Descriptor buffer byte count */
197 u32 buf_ptr; /* Descriptor buffer pointer */
198 u32 next_desc_ptr; /* Next descriptor pointer */
199};
200
cc9754b3 201struct tx_desc {
fbd6a754
LB		 202 u32 cmd_sts; /* Command/status field */
203 u16 l4i_chk; /* CPU provided TCP checksum */
204 u16 byte_cnt; /* buffer byte count */
205 u32 buf_ptr; /* pointer to buffer for this descriptor*/
206 u32 next_desc_ptr; /* Pointer to next descriptor */
207};
208#else
209#error One of __BIG_ENDIAN or __LITTLE_ENDIAN must be defined
210#endif
211
7ca72a3b 212/* RX & TX descriptor command */
cc9754b3 213#define BUFFER_OWNED_BY_DMA 0x80000000
7ca72a3b
LB		 214
215/* RX & TX descriptor status */
cc9754b3 216#define ERROR_SUMMARY 0x00000001
7ca72a3b
LB		 217
218/* RX descriptor status */
cc9754b3
LB		 219#define LAYER_4_CHECKSUM_OK 0x40000000
220#define RX_ENABLE_INTERRUPT 0x20000000
221#define RX_FIRST_DESC 0x08000000
222#define RX_LAST_DESC 0x04000000
7ca72a3b
LB		 223
224/* TX descriptor command */
cc9754b3
LB		 225#define TX_ENABLE_INTERRUPT 0x00800000
226#define GEN_CRC 0x00400000
227#define TX_FIRST_DESC 0x00200000
228#define TX_LAST_DESC 0x00100000
229#define ZERO_PADDING 0x00080000
230#define GEN_IP_V4_CHECKSUM 0x00040000
231#define GEN_TCP_UDP_CHECKSUM 0x00020000
232#define UDP_FRAME 0x00010000
e32b6617
LB		 233#define MAC_HDR_EXTRA_4_BYTES 0x00008000
234#define MAC_HDR_EXTRA_8_BYTES 0x00000200
7ca72a3b 235
cc9754b3 236#define TX_IHL_SHIFT 11
7ca72a3b
LB		 237
238
c9df406f 239/* global *******************************************************************/
e5371493 240struct mv643xx_eth_shared_private {
fc32b0e2
LB		 241 /*
242 * Ethernet controller base address.
243 */
cc9754b3 244 void __iomem *base;
c9df406f 245
fc0eb9f2
LB		 246 /*
247 * Points at the right SMI instance to use.
248 */
249 struct mv643xx_eth_shared_private *smi;
250
fc32b0e2 251 /*
ed94493f 252 * Provides access to local SMI interface.
fc32b0e2 253 */
298cf9be 254 struct mii_bus *smi_bus;
c9df406f 255
45c5d3bc
LB		 256 /*
257 * If we have access to the error interrupt pin (which is
258 * somewhat misnamed as it not only reflects internal errors
259 * but also reflects SMI completion), use that to wait for
260 * SMI access completion instead of polling the SMI busy bit.
261 */
262 int err_interrupt;
263 wait_queue_head_t smi_busy_wait;
264
fc32b0e2
LB		 265 /*
266 * Per-port MBUS window access register value.
267 */
c9df406f
LB		 268 u32 win_protect;
269
fc32b0e2
LB		 270 /*
271 * Hardware-specific parameters.
272 */
c9df406f 273 unsigned int t_clk;
773fc3ee 274 int extended_rx_coal_limit;
457b1d5a 275 int tx_bw_control;
c9df406f
LB		 276};
277
457b1d5a
LB		 278#define TX_BW_CONTROL_ABSENT 0
279#define TX_BW_CONTROL_OLD_LAYOUT 1
280#define TX_BW_CONTROL_NEW_LAYOUT 2
281
c9df406f
LB		 282
283/* per-port *****************************************************************/
e5371493 284struct mib_counters {
fbd6a754
LB		 285 u64 good_octets_received;
286 u32 bad_octets_received;
287 u32 internal_mac_transmit_err;
288 u32 good_frames_received;
289 u32 bad_frames_received;
290 u32 broadcast_frames_received;
291 u32 multicast_frames_received;
292 u32 frames_64_octets;
293 u32 frames_65_to_127_octets;
294 u32 frames_128_to_255_octets;
295 u32 frames_256_to_511_octets;
296 u32 frames_512_to_1023_octets;
297 u32 frames_1024_to_max_octets;
298 u64 good_octets_sent;
299 u32 good_frames_sent;
300 u32 excessive_collision;
301 u32 multicast_frames_sent;
302 u32 broadcast_frames_sent;
303 u32 unrec_mac_control_received;
304 u32 fc_sent;
305 u32 good_fc_received;
306 u32 bad_fc_received;
307 u32 undersize_received;
308 u32 fragments_received;
309 u32 oversize_received;
310 u32 jabber_received;
311 u32 mac_receive_error;
312 u32 bad_crc_event;
313 u32 collision;
314 u32 late_collision;
315};
316
8a578111 317struct rx_queue {
64da80a2
LB		 318 int index;
319
8a578111
LB		 320 int rx_ring_size;
321
322 int rx_desc_count;
323 int rx_curr_desc;
324 int rx_used_desc;
325
326 struct rx_desc *rx_desc_area;
327 dma_addr_t rx_desc_dma;
328 int rx_desc_area_size;
329 struct sk_buff **rx_skb;
8a578111
LB		 330};
331
13d64285 332struct tx_queue {
3d6b35bc
LB		 333 int index;
334
13d64285 335 int tx_ring_size;
fbd6a754 336
13d64285
LB		 337 int tx_desc_count;
338 int tx_curr_desc;
339 int tx_used_desc;
fbd6a754 340
5daffe94 341 struct tx_desc *tx_desc_area;
fbd6a754
LB		 342 dma_addr_t tx_desc_dma;
343 int tx_desc_area_size;
99ab08e0
LB		 344
345 struct sk_buff_head tx_skb;
8fd89211
LB		 346
347 unsigned long tx_packets;
348 unsigned long tx_bytes;
349 unsigned long tx_dropped;
13d64285
LB		 350};
351
352struct mv643xx_eth_private {
353 struct mv643xx_eth_shared_private *shared;
fc32b0e2 354 int port_num;
13d64285 355
fc32b0e2 356 struct net_device *dev;
fbd6a754 357
ed94493f 358 struct phy_device *phy;
fbd6a754 359
4ff3495a
LB		 360 struct timer_list mib_counters_timer;
361 spinlock_t mib_counters_lock;
fc32b0e2 362 struct mib_counters mib_counters;
4ff3495a 363
fc32b0e2 364 struct work_struct tx_timeout_task;
8a578111 365
1fa38c58
LB		 366 struct napi_struct napi;
367 u8 work_link;
368 u8 work_tx;
369 u8 work_tx_end;
370 u8 work_rx;
371 u8 work_rx_refill;
372 u8 work_rx_oom;
373
2bcb4b0f
LB		 374 int skb_size;
375 struct sk_buff_head rx_recycle;
376
8a578111
LB		 377 /*
378 * RX state.
379 */
380 int default_rx_ring_size;
381 unsigned long rx_desc_sram_addr;
382 int rx_desc_sram_size;
f7981c1c 383 int rxq_count;
2257e05c 384 struct timer_list rx_oom;
64da80a2 385 struct rx_queue rxq[8];
13d64285
LB		 386
387 /*
388 * TX state.
389 */
390 int default_tx_ring_size;
391 unsigned long tx_desc_sram_addr;
392 int tx_desc_sram_size;
f7981c1c 393 int txq_count;
3d6b35bc 394 struct tx_queue txq[8];
fbd6a754 395};
1da177e4 396
fbd6a754 397
c9df406f 398/* port register accessors **************************************************/
e5371493 399static inline u32 rdl(struct mv643xx_eth_private *mp, int offset)
c9df406f 400{
cc9754b3 401 return readl(mp->shared->base + offset);
c9df406f 402}
fbd6a754 403
e5371493 404static inline void wrl(struct mv643xx_eth_private *mp, int offset, u32 data)
c9df406f 405{
cc9754b3 406 writel(data, mp->shared->base + offset);
c9df406f 407}
fbd6a754 408
fbd6a754 409
c9df406f 410/* rxq/txq helper functions *************************************************/
8a578111 411static struct mv643xx_eth_private *rxq_to_mp(struct rx_queue *rxq)
c9df406f 412{
64da80a2 413 return container_of(rxq, struct mv643xx_eth_private, rxq[rxq->index]);
c9df406f 414}
fbd6a754 415
13d64285
LB		 416static struct mv643xx_eth_private *txq_to_mp(struct tx_queue *txq)
417{
3d6b35bc 418 return container_of(txq, struct mv643xx_eth_private, txq[txq->index]);
13d64285
LB		 419}
420
8a578111 421static void rxq_enable(struct rx_queue *rxq)
c9df406f 422{
8a578111 423 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
64da80a2 424 wrl(mp, RXQ_COMMAND(mp->port_num), 1 << rxq->index);
8a578111 425}
1da177e4 426
8a578111
LB		 427static void rxq_disable(struct rx_queue *rxq)
428{
429 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
64da80a2 430 u8 mask = 1 << rxq->index;
1da177e4 431
8a578111
LB		 432 wrl(mp, RXQ_COMMAND(mp->port_num), mask << 8);
433 while (rdl(mp, RXQ_COMMAND(mp->port_num)) & mask)
434 udelay(10);
c9df406f
LB		 435}
436
6b368f68
LB		 437static void txq_reset_hw_ptr(struct tx_queue *txq)
438{
439 struct mv643xx_eth_private *mp = txq_to_mp(txq);
440 int off = TXQ_CURRENT_DESC_PTR(mp->port_num, txq->index);
441 u32 addr;
442
443 addr = (u32)txq->tx_desc_dma;
444 addr += txq->tx_curr_desc * sizeof(struct tx_desc);
445 wrl(mp, off, addr);
446}
447
13d64285 448static void txq_enable(struct tx_queue *txq)
1da177e4 449{
13d64285 450 struct mv643xx_eth_private *mp = txq_to_mp(txq);
3d6b35bc 451 wrl(mp, TXQ_COMMAND(mp->port_num), 1 << txq->index);
1da177e4
LT		 452}
453
13d64285 454static void txq_disable(struct tx_queue *txq)
1da177e4 455{
13d64285 456 struct mv643xx_eth_private *mp = txq_to_mp(txq);
3d6b35bc 457 u8 mask = 1 << txq->index;
c9df406f 458
13d64285
LB		 459 wrl(mp, TXQ_COMMAND(mp->port_num), mask << 8);
460 while (rdl(mp, TXQ_COMMAND(mp->port_num)) & mask)
461 udelay(10);
462}
463
1fa38c58 464static void txq_maybe_wake(struct tx_queue *txq)
13d64285
LB		 465{
466 struct mv643xx_eth_private *mp = txq_to_mp(txq);
e5ef1de1 467 struct netdev_queue *nq = netdev_get_tx_queue(mp->dev, txq->index);
3d6b35bc 468
8fd89211
LB		 469 if (netif_tx_queue_stopped(nq)) {
470 __netif_tx_lock(nq, smp_processor_id());
471 if (txq->tx_ring_size - txq->tx_desc_count >= MAX_SKB_FRAGS + 1)
472 netif_tx_wake_queue(nq);
473 __netif_tx_unlock(nq);
474 }
1da177e4
LT		 475}
476
c9df406f 477
1fa38c58 478/* rx napi ******************************************************************/
8a578111 479static int rxq_process(struct rx_queue *rxq, int budget)
1da177e4 480{
8a578111
LB		 481 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
482 struct net_device_stats *stats = &mp->dev->stats;
483 int rx;
1da177e4 484
8a578111 485 rx = 0;
9e1f3772 486 while (rx < budget && rxq->rx_desc_count) {
fc32b0e2 487 struct rx_desc *rx_desc;
96587661 488 unsigned int cmd_sts;
fc32b0e2 489 struct sk_buff *skb;
6b8f90c2 490 u16 byte_cnt;
ff561eef 491
8a578111 492 rx_desc = &rxq->rx_desc_area[rxq->rx_curr_desc];
1da177e4 493
96587661 494 cmd_sts = rx_desc->cmd_sts;
2257e05c 495 if (cmd_sts & BUFFER_OWNED_BY_DMA)
96587661 496 break;
96587661 497 rmb();
1da177e4 498
8a578111
LB		 499 skb = rxq->rx_skb[rxq->rx_curr_desc];
500 rxq->rx_skb[rxq->rx_curr_desc] = NULL;
ff561eef 501
9da78745
LB		 502 rxq->rx_curr_desc++;
503 if (rxq->rx_curr_desc == rxq->rx_ring_size)
504 rxq->rx_curr_desc = 0;
ff561eef 505
3a499481 506 dma_unmap_single(NULL, rx_desc->buf_ptr,
abe78717 507 rx_desc->buf_size, DMA_FROM_DEVICE);
8a578111
LB		 508 rxq->rx_desc_count--;
509 rx++;
b1dd9ca1 510
1fa38c58
LB		 511 mp->work_rx_refill |= 1 << rxq->index;
512
6b8f90c2
LB		 513 byte_cnt = rx_desc->byte_cnt;
514
468d09f8
DF		 515 /*
516 * Update statistics.
fc32b0e2
LB		 517 *
518 * Note that the descriptor byte count includes 2 dummy
519 * bytes automatically inserted by the hardware at the
520 * start of the packet (which we don't count), and a 4
521 * byte CRC at the end of the packet (which we do count).
468d09f8 522 */
1da177e4 523 stats->rx_packets++;
6b8f90c2 524 stats->rx_bytes += byte_cnt - 2;
96587661 525
1da177e4 526 /*
fc32b0e2
LB		 527 * In case we received a packet without first / last bits
528 * on, or the error summary bit is set, the packet needs
529 * to be dropped.
1da177e4 530 */
96587661 531 if (((cmd_sts & (RX_FIRST_DESC | RX_LAST_DESC)) !=
cc9754b3 532 (RX_FIRST_DESC | RX_LAST_DESC))
96587661 533 || (cmd_sts & ERROR_SUMMARY)) {
1da177e4 534 stats->rx_dropped++;
fc32b0e2 535
96587661 536 if ((cmd_sts & (RX_FIRST_DESC | RX_LAST_DESC)) !=
cc9754b3 537 (RX_FIRST_DESC | RX_LAST_DESC)) {
1da177e4 538 if (net_ratelimit())
fc32b0e2
LB		 539 dev_printk(KERN_ERR, &mp->dev->dev,
540 "received packet spanning "
541 "multiple descriptors\n");
1da177e4 542 }
fc32b0e2 543
96587661 544 if (cmd_sts & ERROR_SUMMARY)
1da177e4
LT		 545 stats->rx_errors++;
546
78fff83b 547 dev_kfree_skb(skb);
1da177e4
LT		 548 } else {
549 /*
550 * The -4 is for the CRC in the trailer of the
551 * received packet
552 */
6b8f90c2 553 skb_put(skb, byte_cnt - 2 - 4);
1da177e4 554
170e7108 555 if (cmd_sts & LAYER_4_CHECKSUM_OK)
1da177e4 556 skb->ip_summed = CHECKSUM_UNNECESSARY;
8a578111 557 skb->protocol = eth_type_trans(skb, mp->dev);
1da177e4 558 netif_receive_skb(skb);
1da177e4
LT		 559 }
560 }
fc32b0e2 561
1fa38c58
LB		 562 if (rx < budget)
563 mp->work_rx &= ~(1 << rxq->index);
564
8a578111 565 return rx;
1da177e4
LT		 566}
567
1fa38c58 568static int rxq_refill(struct rx_queue *rxq, int budget)
d0412d96 569{
1fa38c58 570 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
1fa38c58 571 int refilled;
8a578111 572
1fa38c58
LB		 573 refilled = 0;
574 while (refilled < budget && rxq->rx_desc_count < rxq->rx_ring_size) {
575 struct sk_buff *skb;
576 int unaligned;
577 int rx;
d0412d96 578
2bcb4b0f
LB		 579 skb = __skb_dequeue(&mp->rx_recycle);
580 if (skb == NULL)
581 skb = dev_alloc_skb(mp->skb_size +
582 dma_get_cache_alignment() - 1);
583
1fa38c58
LB		 584 if (skb == NULL) {
585 mp->work_rx_oom |= 1 << rxq->index;
586 goto oom;
587 }
d0412d96 588
1fa38c58
LB		 589 unaligned = (u32)skb->data & (dma_get_cache_alignment() - 1);
590 if (unaligned)
591 skb_reserve(skb, dma_get_cache_alignment() - unaligned);
2257e05c 592
1fa38c58
LB		 593 refilled++;
594 rxq->rx_desc_count++;
c9df406f 595
1fa38c58
LB		 596 rx = rxq->rx_used_desc++;
597 if (rxq->rx_used_desc == rxq->rx_ring_size)
598 rxq->rx_used_desc = 0;
2257e05c 599
1fa38c58 600 rxq->rx_desc_area[rx].buf_ptr = dma_map_single(NULL, skb->data,
2bcb4b0f
LB		 601 mp->skb_size, DMA_FROM_DEVICE);
602 rxq->rx_desc_area[rx].buf_size = mp->skb_size;
1fa38c58
LB		 603 rxq->rx_skb[rx] = skb;
604 wmb();
605 rxq->rx_desc_area[rx].cmd_sts = BUFFER_OWNED_BY_DMA |
606 RX_ENABLE_INTERRUPT;
607 wmb();
2257e05c 608
1fa38c58
LB		 609 /*
610 * The hardware automatically prepends 2 bytes of
611 * dummy data to each received packet, so that the
612 * IP header ends up 16-byte aligned.
613 */
614 skb_reserve(skb, 2);
615 }
616
617 if (refilled < budget)
618 mp->work_rx_refill &= ~(1 << rxq->index);
619
620oom:
621 return refilled;
d0412d96
JC		 622}
623
c9df406f
LB		 624
625/* tx ***********************************************************************/
c9df406f 626static inline unsigned int has_tiny_unaligned_frags(struct sk_buff *skb)
1da177e4 627{
13d64285 628 int frag;
1da177e4 629
c9df406f 630 for (frag = 0; frag < skb_shinfo(skb)->nr_frags; frag++) {
13d64285
LB		 631 skb_frag_t *fragp = &skb_shinfo(skb)->frags[frag];
632 if (fragp->size <= 8 && fragp->page_offset & 7)
c9df406f 633 return 1;
1da177e4 634 }
13d64285 635
c9df406f
LB		 636 return 0;
637}
7303fde8 638
13d64285 639static int txq_alloc_desc_index(struct tx_queue *txq)
c9df406f
LB		 640{
641 int tx_desc_curr;
d0412d96 642
13d64285 643 BUG_ON(txq->tx_desc_count >= txq->tx_ring_size);
1da177e4 644
9da78745
LB		 645 tx_desc_curr = txq->tx_curr_desc++;
646 if (txq->tx_curr_desc == txq->tx_ring_size)
647 txq->tx_curr_desc = 0;
e4d00fa9 648
13d64285 649 BUG_ON(txq->tx_curr_desc == txq->tx_used_desc);
468d09f8 650
c9df406f
LB		 651 return tx_desc_curr;
652}
468d09f8 653
13d64285 654static void txq_submit_frag_skb(struct tx_queue *txq, struct sk_buff *skb)
c9df406f 655{
13d64285 656 int nr_frags = skb_shinfo(skb)->nr_frags;
c9df406f 657 int frag;
1da177e4 658
13d64285
LB		 659 for (frag = 0; frag < nr_frags; frag++) {
660 skb_frag_t *this_frag;
661 int tx_index;
662 struct tx_desc *desc;
663
664 this_frag = &skb_shinfo(skb)->frags[frag];
665 tx_index = txq_alloc_desc_index(txq);
666 desc = &txq->tx_desc_area[tx_index];
667
668 /*
669 * The last fragment will generate an interrupt
670 * which will free the skb on TX completion.
671 */
672 if (frag == nr_frags - 1) {
673 desc->cmd_sts = BUFFER_OWNED_BY_DMA |
674 ZERO_PADDING | TX_LAST_DESC |
675 TX_ENABLE_INTERRUPT;
13d64285
LB		 676 } else {
677 desc->cmd_sts = BUFFER_OWNED_BY_DMA;
13d64285
LB		 678 }
679
c9df406f
LB		 680 desc->l4i_chk = 0;
681 desc->byte_cnt = this_frag->size;
682 desc->buf_ptr = dma_map_page(NULL, this_frag->page,
683 this_frag->page_offset,
684 this_frag->size,
685 DMA_TO_DEVICE);
686 }
1da177e4
LT		 687}
688
c9df406f
LB		 689static inline __be16 sum16_as_be(__sum16 sum)
690{
691 return (__force __be16)sum;
692}
1da177e4 693
4df89bd5 694static int txq_submit_skb(struct tx_queue *txq, struct sk_buff *skb)
1da177e4 695{
8fa89bf5 696 struct mv643xx_eth_private *mp = txq_to_mp(txq);
13d64285 697 int nr_frags = skb_shinfo(skb)->nr_frags;
c9df406f 698 int tx_index;
cc9754b3 699 struct tx_desc *desc;
c9df406f 700 u32 cmd_sts;
4df89bd5 701 u16 l4i_chk;
c9df406f 702 int length;
1da177e4 703
cc9754b3 704 cmd_sts = TX_FIRST_DESC | GEN_CRC | BUFFER_OWNED_BY_DMA;
4df89bd5 705 l4i_chk = 0;
c9df406f
LB		 706
707 if (skb->ip_summed == CHECKSUM_PARTIAL) {
4df89bd5 708 int tag_bytes;
e32b6617
LB		 709
710 BUG_ON(skb->protocol != htons(ETH_P_IP) &&
711 skb->protocol != htons(ETH_P_8021Q));
c9df406f 712
4df89bd5
LB		 713 tag_bytes = (void *)ip_hdr(skb) - (void *)skb->data - ETH_HLEN;
714 if (unlikely(tag_bytes & ~12)) {
715 if (skb_checksum_help(skb) == 0)
716 goto no_csum;
717 kfree_skb(skb);
718 return 1;
719 }
c9df406f 720
4df89bd5 721 if (tag_bytes & 4)
e32b6617 722 cmd_sts |= MAC_HDR_EXTRA_4_BYTES;
4df89bd5 723 if (tag_bytes & 8)
e32b6617 724 cmd_sts |= MAC_HDR_EXTRA_8_BYTES;
4df89bd5
LB		 725
726 cmd_sts |= GEN_TCP_UDP_CHECKSUM |
727 GEN_IP_V4_CHECKSUM |
728 ip_hdr(skb)->ihl << TX_IHL_SHIFT;
e32b6617 729
c9df406f
LB		 730 switch (ip_hdr(skb)->protocol) {
731 case IPPROTO_UDP:
cc9754b3 732 cmd_sts |= UDP_FRAME;
4df89bd5 733 l4i_chk = ntohs(sum16_as_be(udp_hdr(skb)->check));
c9df406f
LB		 734 break;
735 case IPPROTO_TCP:
4df89bd5 736 l4i_chk = ntohs(sum16_as_be(tcp_hdr(skb)->check));
c9df406f
LB		 737 break;
738 default:
739 BUG();
740 }
741 } else {
4df89bd5 742no_csum:
c9df406f 743 /* Errata BTS #50, IHL must be 5 if no HW checksum */
cc9754b3 744 cmd_sts |= 5 << TX_IHL_SHIFT;
c9df406f
LB		 745 }
746
4df89bd5
LB		 747 tx_index = txq_alloc_desc_index(txq);
748 desc = &txq->tx_desc_area[tx_index];
749
750 if (nr_frags) {
751 txq_submit_frag_skb(txq, skb);
752 length = skb_headlen(skb);
753 } else {
754 cmd_sts |= ZERO_PADDING | TX_LAST_DESC | TX_ENABLE_INTERRUPT;
755 length = skb->len;
756 }
757
758 desc->l4i_chk = l4i_chk;
759 desc->byte_cnt = length;
760 desc->buf_ptr = dma_map_single(NULL, skb->data, length, DMA_TO_DEVICE);
761
99ab08e0
LB		 762 __skb_queue_tail(&txq->tx_skb, skb);
763
c9df406f
LB		 764 /* ensure all other descriptors are written before first cmd_sts */
765 wmb();
766 desc->cmd_sts = cmd_sts;
767
1fa38c58
LB		 768 /* clear TX_END status */
769 mp->work_tx_end &= ~(1 << txq->index);
8fa89bf5 770
c9df406f
LB		 771 /* ensure all descriptors are written before poking hardware */
772 wmb();
13d64285 773 txq_enable(txq);
c9df406f 774
13d64285 775 txq->tx_desc_count += nr_frags + 1;
4df89bd5
LB		 776
777 return 0;
1da177e4 778}
1da177e4 779
fc32b0e2 780static int mv643xx_eth_xmit(struct sk_buff *skb, struct net_device *dev)
1da177e4 781{
e5371493 782 struct mv643xx_eth_private *mp = netdev_priv(dev);
e5ef1de1 783 int queue;
13d64285 784 struct tx_queue *txq;
e5ef1de1 785 struct netdev_queue *nq;
afdb57a2 786
8fd89211
LB		 787 queue = skb_get_queue_mapping(skb);
788 txq = mp->txq + queue;
789 nq = netdev_get_tx_queue(dev, queue);
790
c9df406f 791 if (has_tiny_unaligned_frags(skb) && __skb_linearize(skb)) {
8fd89211 792 txq->tx_dropped++;
fc32b0e2
LB		 793 dev_printk(KERN_DEBUG, &dev->dev,
794 "failed to linearize skb with tiny "
795 "unaligned fragment\n");
c9df406f
LB		 796 return NETDEV_TX_BUSY;
797 }
798
17cd0a59 799 if (txq->tx_ring_size - txq->tx_desc_count < MAX_SKB_FRAGS + 1) {
e5ef1de1
LB		 800 if (net_ratelimit())
801 dev_printk(KERN_ERR, &dev->dev, "tx queue full?!\n");
3d6b35bc
LB		 802 kfree_skb(skb);
803 return NETDEV_TX_OK;
c9df406f
LB		 804 }
805
4df89bd5
LB		 806 if (!txq_submit_skb(txq, skb)) {
807 int entries_left;
808
809 txq->tx_bytes += skb->len;
810 txq->tx_packets++;
811 dev->trans_start = jiffies;
c9df406f 812
4df89bd5
LB		 813 entries_left = txq->tx_ring_size - txq->tx_desc_count;
814 if (entries_left < MAX_SKB_FRAGS + 1)
815 netif_tx_stop_queue(nq);
816 }
c9df406f 817
c9df406f 818 return NETDEV_TX_OK;
1da177e4
LT		 819}
820
c9df406f 821
1fa38c58
LB		 822/* tx napi ******************************************************************/
823static void txq_kick(struct tx_queue *txq)
824{
825 struct mv643xx_eth_private *mp = txq_to_mp(txq);
8fd89211 826 struct netdev_queue *nq = netdev_get_tx_queue(mp->dev, txq->index);
1fa38c58
LB		 827 u32 hw_desc_ptr;
828 u32 expected_ptr;
829
8fd89211 830 __netif_tx_lock(nq, smp_processor_id());
1fa38c58
LB		 831
832 if (rdl(mp, TXQ_COMMAND(mp->port_num)) & (1 << txq->index))
833 goto out;
834
835 hw_desc_ptr = rdl(mp, TXQ_CURRENT_DESC_PTR(mp->port_num, txq->index));
836 expected_ptr = (u32)txq->tx_desc_dma +
837 txq->tx_curr_desc * sizeof(struct tx_desc);
838
839 if (hw_desc_ptr != expected_ptr)
840 txq_enable(txq);
841
842out:
8fd89211 843 __netif_tx_unlock(nq);
1fa38c58
LB		 844
845 mp->work_tx_end &= ~(1 << txq->index);
846}
847
848static int txq_reclaim(struct tx_queue *txq, int budget, int force)
849{
850 struct mv643xx_eth_private *mp = txq_to_mp(txq);
8fd89211 851 struct netdev_queue *nq = netdev_get_tx_queue(mp->dev, txq->index);
1fa38c58
LB		 852 int reclaimed;
853
8fd89211 854 __netif_tx_lock(nq, smp_processor_id());
1fa38c58
LB		 855
856 reclaimed = 0;
857 while (reclaimed < budget && txq->tx_desc_count > 0) {
858 int tx_index;
859 struct tx_desc *desc;
860 u32 cmd_sts;
861 struct sk_buff *skb;
1fa38c58
LB		 862
863 tx_index = txq->tx_used_desc;
864 desc = &txq->tx_desc_area[tx_index];
865 cmd_sts = desc->cmd_sts;
866
867 if (cmd_sts & BUFFER_OWNED_BY_DMA) {
868 if (!force)
869 break;
870 desc->cmd_sts = cmd_sts & ~BUFFER_OWNED_BY_DMA;
871 }
872
873 txq->tx_used_desc = tx_index + 1;
874 if (txq->tx_used_desc == txq->tx_ring_size)
875 txq->tx_used_desc = 0;
876
877 reclaimed++;
878 txq->tx_desc_count--;
879
99ab08e0
LB		 880 skb = NULL;
881 if (cmd_sts & TX_LAST_DESC)
882 skb = __skb_dequeue(&txq->tx_skb);
1fa38c58
LB		 883
884 if (cmd_sts & ERROR_SUMMARY) {
885 dev_printk(KERN_INFO, &mp->dev->dev, "tx error\n");
886 mp->dev->stats.tx_errors++;
887 }
888
a418950c
LB		 889 if (cmd_sts & TX_FIRST_DESC) {
890 dma_unmap_single(NULL, desc->buf_ptr,
891 desc->byte_cnt, DMA_TO_DEVICE);
892 } else {
893 dma_unmap_page(NULL, desc->buf_ptr,
894 desc->byte_cnt, DMA_TO_DEVICE);
895 }
1fa38c58 896
2bcb4b0f
LB		 897 if (skb != NULL) {
898 if (skb_queue_len(&mp->rx_recycle) <
899 mp->default_rx_ring_size &&
900 skb_recycle_check(skb, mp->skb_size))
901 __skb_queue_head(&mp->rx_recycle, skb);
902 else
903 dev_kfree_skb(skb);
904 }
1fa38c58
LB		 905 }
906
8fd89211
LB		 907 __netif_tx_unlock(nq);
908
1fa38c58
LB		 909 if (reclaimed < budget)
910 mp->work_tx &= ~(1 << txq->index);
911
1fa38c58
LB		 912 return reclaimed;
913}
914
915
89df5fdc
LB		 916/* tx rate control **********************************************************/
917/*
918 * Set total maximum TX rate (shared by all TX queues for this port)
919 * to 'rate' bits per second, with a maximum burst of 'burst' bytes.
920 */
921static void tx_set_rate(struct mv643xx_eth_private *mp, int rate, int burst)
922{
923 int token_rate;
924 int mtu;
925 int bucket_size;
926
927 token_rate = ((rate / 1000) * 64) / (mp->shared->t_clk / 1000);
928 if (token_rate > 1023)
929 token_rate = 1023;
930
931 mtu = (mp->dev->mtu + 255) >> 8;
932 if (mtu > 63)
933 mtu = 63;
934
935 bucket_size = (burst + 255) >> 8;
936 if (bucket_size > 65535)
937 bucket_size = 65535;
938
457b1d5a
LB		 939 switch (mp->shared->tx_bw_control) {
940 case TX_BW_CONTROL_OLD_LAYOUT:
1e881592
LB		 941 wrl(mp, TX_BW_RATE(mp->port_num), token_rate);
942 wrl(mp, TX_BW_MTU(mp->port_num), mtu);
943 wrl(mp, TX_BW_BURST(mp->port_num), bucket_size);
457b1d5a
LB		 944 break;
945 case TX_BW_CONTROL_NEW_LAYOUT:
946 wrl(mp, TX_BW_RATE_MOVED(mp->port_num), token_rate);
947 wrl(mp, TX_BW_MTU_MOVED(mp->port_num), mtu);
948 wrl(mp, TX_BW_BURST_MOVED(mp->port_num), bucket_size);
949 break;
1e881592 950 }
89df5fdc
LB		 951}
952
953static void txq_set_rate(struct tx_queue *txq, int rate, int burst)
954{
955 struct mv643xx_eth_private *mp = txq_to_mp(txq);
956 int token_rate;
957 int bucket_size;
958
959 token_rate = ((rate / 1000) * 64) / (mp->shared->t_clk / 1000);
960 if (token_rate > 1023)
961 token_rate = 1023;
962
963 bucket_size = (burst + 255) >> 8;
964 if (bucket_size > 65535)
965 bucket_size = 65535;
966
3d6b35bc
LB		 967 wrl(mp, TXQ_BW_TOKENS(mp->port_num, txq->index), token_rate << 14);
968 wrl(mp, TXQ_BW_CONF(mp->port_num, txq->index),
89df5fdc
LB		 969 (bucket_size << 10) | token_rate);
970}
971
972static void txq_set_fixed_prio_mode(struct tx_queue *txq)
973{
974 struct mv643xx_eth_private *mp = txq_to_mp(txq);
975 int off;
976 u32 val;
977
978 /*
979 * Turn on fixed priority mode.
980 */
457b1d5a
LB		 981 off = 0;
982 switch (mp->shared->tx_bw_control) {
983 case TX_BW_CONTROL_OLD_LAYOUT:
1e881592 984 off = TXQ_FIX_PRIO_CONF(mp->port_num);
457b1d5a
LB		 985 break;
986 case TX_BW_CONTROL_NEW_LAYOUT:
987 off = TXQ_FIX_PRIO_CONF_MOVED(mp->port_num);
988 break;
989 }
89df5fdc 990
457b1d5a
LB		 991 if (off) {
992 val = rdl(mp, off);
993 val |= 1 << txq->index;
994 wrl(mp, off, val);
995 }
89df5fdc
LB		 996}
997
998static void txq_set_wrr(struct tx_queue *txq, int weight)
999{
1000 struct mv643xx_eth_private *mp = txq_to_mp(txq);
1001 int off;
1002 u32 val;
1003
1004 /*
1005 * Turn off fixed priority mode.
1006 */
457b1d5a
LB		 1007 off = 0;
1008 switch (mp->shared->tx_bw_control) {
1009 case TX_BW_CONTROL_OLD_LAYOUT:
1e881592 1010 off = TXQ_FIX_PRIO_CONF(mp->port_num);
457b1d5a
LB		 1011 break;
1012 case TX_BW_CONTROL_NEW_LAYOUT:
1013 off = TXQ_FIX_PRIO_CONF_MOVED(mp->port_num);
1014 break;
1015 }
89df5fdc 1016
457b1d5a
LB		 1017 if (off) {
1018 val = rdl(mp, off);
1019 val &= ~(1 << txq->index);
1020 wrl(mp, off, val);
89df5fdc 1021
457b1d5a
LB		 1022 /*
1023 * Configure WRR weight for this queue.
1024 */
1025 off = TXQ_BW_WRR_CONF(mp->port_num, txq->index);
89df5fdc 1026
457b1d5a
LB		 1027 val = rdl(mp, off);
1028 val = (val & ~0xff) | (weight & 0xff);
1029 wrl(mp, off, val);
1030 }
89df5fdc
LB		 1031}
1032
1033
c9df406f 1034/* mii management interface *************************************************/
45c5d3bc
LB		 1035static irqreturn_t mv643xx_eth_err_irq(int irq, void *dev_id)
1036{
1037 struct mv643xx_eth_shared_private *msp = dev_id;
1038
1039 if (readl(msp->base + ERR_INT_CAUSE) & ERR_INT_SMI_DONE) {
1040 writel(~ERR_INT_SMI_DONE, msp->base + ERR_INT_CAUSE);
1041 wake_up(&msp->smi_busy_wait);
1042 return IRQ_HANDLED;
1043 }
1044
1045 return IRQ_NONE;
1046}
c9df406f 1047
45c5d3bc 1048static int smi_is_done(struct mv643xx_eth_shared_private *msp)
1da177e4 1049{
45c5d3bc
LB		 1050 return !(readl(msp->base + SMI_REG) & SMI_BUSY);
1051}
1da177e4 1052
45c5d3bc
LB		 1053static int smi_wait_ready(struct mv643xx_eth_shared_private *msp)
1054{
1055 if (msp->err_interrupt == NO_IRQ) {
1056 int i;
c9df406f 1057
45c5d3bc
LB		 1058 for (i = 0; !smi_is_done(msp); i++) {
1059 if (i == 10)
1060 return -ETIMEDOUT;
1061 msleep(10);
c9df406f 1062 }
45c5d3bc
LB		 1063
1064 return 0;
1065 }
1066
ee04448d
LB		 1067 if (!smi_is_done(msp)) {
1068 wait_event_timeout(msp->smi_busy_wait, smi_is_done(msp),
1069 msecs_to_jiffies(100));
1070 if (!smi_is_done(msp))
1071 return -ETIMEDOUT;
1072 }
45c5d3bc
LB		 1073
1074 return 0;
1075}
1076
ed94493f 1077static int smi_bus_read(struct mii_bus *bus, int addr, int reg)
45c5d3bc 1078{
ed94493f 1079 struct mv643xx_eth_shared_private *msp = bus->priv;
45c5d3bc
LB		 1080 void __iomem *smi_reg = msp->base + SMI_REG;
1081 int ret;
1082
45c5d3bc 1083 if (smi_wait_ready(msp)) {
10a9948d 1084 printk(KERN_WARNING "mv643xx_eth: SMI bus busy timeout\n");
ed94493f 1085 return -ETIMEDOUT;
1da177e4
LT		 1086 }
1087
fc32b0e2 1088 writel(SMI_OPCODE_READ | (reg << 21) | (addr << 16), smi_reg);
1da177e4 1089
45c5d3bc 1090 if (smi_wait_ready(msp)) {
10a9948d 1091 printk(KERN_WARNING "mv643xx_eth: SMI bus busy timeout\n");
ed94493f 1092 return -ETIMEDOUT;
45c5d3bc
LB		 1093 }
1094
1095 ret = readl(smi_reg);
1096 if (!(ret & SMI_READ_VALID)) {
10a9948d 1097 printk(KERN_WARNING "mv643xx_eth: SMI bus read not valid\n");
ed94493f 1098 return -ENODEV;
c9df406f
LB		 1099 }
1100
ed94493f 1101 return ret & 0xffff;
1da177e4
LT		 1102}
1103
ed94493f 1104static int smi_bus_write(struct mii_bus *bus, int addr, int reg, u16 val)
1da177e4 1105{
ed94493f 1106 struct mv643xx_eth_shared_private *msp = bus->priv;
45c5d3bc 1107 void __iomem *smi_reg = msp->base + SMI_REG;
1da177e4 1108
45c5d3bc 1109 if (smi_wait_ready(msp)) {
10a9948d 1110 printk(KERN_WARNING "mv643xx_eth: SMI bus busy timeout\n");
45c5d3bc 1111 return -ETIMEDOUT;
1da177e4
LT		 1112 }
1113
fc32b0e2 1114 writel(SMI_OPCODE_WRITE | (reg << 21) |
ed94493f 1115 (addr << 16) | (val & 0xffff), smi_reg);
45c5d3bc 1116
ed94493f 1117 if (smi_wait_ready(msp)) {
10a9948d 1118 printk(KERN_WARNING "mv643xx_eth: SMI bus busy timeout\n");
ed94493f
LB		 1119 return -ETIMEDOUT;
1120 }
45c5d3bc
LB		 1121
1122 return 0;
c9df406f 1123}
1da177e4 1124
c9df406f 1125
8fd89211
LB		 1126/* statistics ***************************************************************/
1127static struct net_device_stats *mv643xx_eth_get_stats(struct net_device *dev)
1128{
1129 struct mv643xx_eth_private *mp = netdev_priv(dev);
1130 struct net_device_stats *stats = &dev->stats;
1131 unsigned long tx_packets = 0;
1132 unsigned long tx_bytes = 0;
1133 unsigned long tx_dropped = 0;
1134 int i;
1135
1136 for (i = 0; i < mp->txq_count; i++) {
1137 struct tx_queue *txq = mp->txq + i;
1138
1139 tx_packets += txq->tx_packets;
1140 tx_bytes += txq->tx_bytes;
1141 tx_dropped += txq->tx_dropped;
1142 }
1143
1144 stats->tx_packets = tx_packets;
1145 stats->tx_bytes = tx_bytes;
1146 stats->tx_dropped = tx_dropped;
1147
1148 return stats;
1149}
1150
fc32b0e2 1151static inline u32 mib_read(struct mv643xx_eth_private *mp, int offset)
c9df406f 1152{
fc32b0e2 1153 return rdl(mp, MIB_COUNTERS(mp->port_num) + offset);
1da177e4
LT		 1154}
1155
fc32b0e2 1156static void mib_counters_clear(struct mv643xx_eth_private *mp)
d0412d96 1157{
fc32b0e2
LB		 1158 int i;
1159
1160 for (i = 0; i < 0x80; i += 4)
1161 mib_read(mp, i);
c9df406f 1162}
d0412d96 1163
fc32b0e2 1164static void mib_counters_update(struct mv643xx_eth_private *mp)
c9df406f 1165{
e5371493 1166 struct mib_counters *p = &mp->mib_counters;
4b8e3655 1167
4ff3495a 1168 spin_lock(&mp->mib_counters_lock);
fc32b0e2
LB		 1169 p->good_octets_received += mib_read(mp, 0x00);
1170 p->good_octets_received += (u64)mib_read(mp, 0x04) << 32;
1171 p->bad_octets_received += mib_read(mp, 0x08);
1172 p->internal_mac_transmit_err += mib_read(mp, 0x0c);
1173 p->good_frames_received += mib_read(mp, 0x10);
1174 p->bad_frames_received += mib_read(mp, 0x14);
1175 p->broadcast_frames_received += mib_read(mp, 0x18);
1176 p->multicast_frames_received += mib_read(mp, 0x1c);
1177 p->frames_64_octets += mib_read(mp, 0x20);
1178 p->frames_65_to_127_octets += mib_read(mp, 0x24);
1179 p->frames_128_to_255_octets += mib_read(mp, 0x28);
1180 p->frames_256_to_511_octets += mib_read(mp, 0x2c);
1181 p->frames_512_to_1023_octets += mib_read(mp, 0x30);
1182 p->frames_1024_to_max_octets += mib_read(mp, 0x34);
1183 p->good_octets_sent += mib_read(mp, 0x38);
1184 p->good_octets_sent += (u64)mib_read(mp, 0x3c) << 32;
1185 p->good_frames_sent += mib_read(mp, 0x40);
1186 p->excessive_collision += mib_read(mp, 0x44);
1187 p->multicast_frames_sent += mib_read(mp, 0x48);
1188 p->broadcast_frames_sent += mib_read(mp, 0x4c);
1189 p->unrec_mac_control_received += mib_read(mp, 0x50);
1190 p->fc_sent += mib_read(mp, 0x54);
1191 p->good_fc_received += mib_read(mp, 0x58);
1192 p->bad_fc_received += mib_read(mp, 0x5c);
1193 p->undersize_received += mib_read(mp, 0x60);
1194 p->fragments_received += mib_read(mp, 0x64);
1195 p->oversize_received += mib_read(mp, 0x68);
1196 p->jabber_received += mib_read(mp, 0x6c);
1197 p->mac_receive_error += mib_read(mp, 0x70);
1198 p->bad_crc_event += mib_read(mp, 0x74);
1199 p->collision += mib_read(mp, 0x78);
1200 p->late_collision += mib_read(mp, 0x7c);
4ff3495a
LB		 1201 spin_unlock(&mp->mib_counters_lock);
1202
1203 mod_timer(&mp->mib_counters_timer, jiffies + 30 * HZ);
1204}
1205
1206static void mib_counters_timer_wrapper(unsigned long _mp)
1207{
1208 struct mv643xx_eth_private *mp = (void *)_mp;
1209
1210 mib_counters_update(mp);
d0412d96
JC		 1211}
1212
c9df406f
LB		 1213
1214/* ethtool ******************************************************************/
e5371493 1215struct mv643xx_eth_stats {
c9df406f
LB		 1216 char stat_string[ETH_GSTRING_LEN];
1217 int sizeof_stat;
16820054
LB		 1218 int netdev_off;
1219 int mp_off;
c9df406f
LB		 1220};
1221
16820054
LB		 1222#define SSTAT(m) \
1223 { #m, FIELD_SIZEOF(struct net_device_stats, m), \
1224 offsetof(struct net_device, stats.m), -1 }
1225
1226#define MIBSTAT(m) \
1227 { #m, FIELD_SIZEOF(struct mib_counters, m), \
1228 -1, offsetof(struct mv643xx_eth_private, mib_counters.m) }
1229
1230static const struct mv643xx_eth_stats mv643xx_eth_stats[] = {
1231 SSTAT(rx_packets),
1232 SSTAT(tx_packets),
1233 SSTAT(rx_bytes),
1234 SSTAT(tx_bytes),
1235 SSTAT(rx_errors),
1236 SSTAT(tx_errors),
1237 SSTAT(rx_dropped),
1238 SSTAT(tx_dropped),
1239 MIBSTAT(good_octets_received),
1240 MIBSTAT(bad_octets_received),
1241 MIBSTAT(internal_mac_transmit_err),
1242 MIBSTAT(good_frames_received),
1243 MIBSTAT(bad_frames_received),
1244 MIBSTAT(broadcast_frames_received),
1245 MIBSTAT(multicast_frames_received),
1246 MIBSTAT(frames_64_octets),
1247 MIBSTAT(frames_65_to_127_octets),
1248 MIBSTAT(frames_128_to_255_octets),
1249 MIBSTAT(frames_256_to_511_octets),
1250 MIBSTAT(frames_512_to_1023_octets),
1251 MIBSTAT(frames_1024_to_max_octets),
1252 MIBSTAT(good_octets_sent),
1253 MIBSTAT(good_frames_sent),
1254 MIBSTAT(excessive_collision),
1255 MIBSTAT(multicast_frames_sent),
1256 MIBSTAT(broadcast_frames_sent),
1257 MIBSTAT(unrec_mac_control_received),
1258 MIBSTAT(fc_sent),
1259 MIBSTAT(good_fc_received),
1260 MIBSTAT(bad_fc_received),
1261 MIBSTAT(undersize_received),
1262 MIBSTAT(fragments_received),
1263 MIBSTAT(oversize_received),
1264 MIBSTAT(jabber_received),
1265 MIBSTAT(mac_receive_error),
1266 MIBSTAT(bad_crc_event),
1267 MIBSTAT(collision),
1268 MIBSTAT(late_collision),
c9df406f
LB		 1269};
1270
10a9948d
LB		 1271static int
1272mv643xx_eth_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
d0412d96 1273{
e5371493 1274 struct mv643xx_eth_private *mp = netdev_priv(dev);
d0412d96
JC		 1275 int err;
1276
ed94493f
LB		 1277 err = phy_read_status(mp->phy);
1278 if (err == 0)
1279 err = phy_ethtool_gset(mp->phy, cmd);
d0412d96 1280
fc32b0e2
LB		 1281 /*
1282 * The MAC does not support 1000baseT_Half.
1283 */
d0412d96
JC		 1284 cmd->supported &= ~SUPPORTED_1000baseT_Half;
1285 cmd->advertising &= ~ADVERTISED_1000baseT_Half;
1286
1287 return err;
1288}
1289
10a9948d
LB		 1290static int
1291mv643xx_eth_get_settings_phyless(struct net_device *dev,
1292 struct ethtool_cmd *cmd)
bedfe324 1293{
81600eea
LB		 1294 struct mv643xx_eth_private *mp = netdev_priv(dev);
1295 u32 port_status;
1296
1297 port_status = rdl(mp, PORT_STATUS(mp->port_num));
1298
bedfe324
LB		 1299 cmd->supported = SUPPORTED_MII;
1300 cmd->advertising = ADVERTISED_MII;
81600eea
LB		 1301 switch (port_status & PORT_SPEED_MASK) {
1302 case PORT_SPEED_10:
1303 cmd->speed = SPEED_10;
1304 break;
1305 case PORT_SPEED_100:
1306 cmd->speed = SPEED_100;
1307 break;
1308 case PORT_SPEED_1000:
1309 cmd->speed = SPEED_1000;
1310 break;
1311 default:
1312 cmd->speed = -1;
1313 break;
1314 }
1315 cmd->duplex = (port_status & FULL_DUPLEX) ? DUPLEX_FULL : DUPLEX_HALF;
bedfe324
LB		 1316 cmd->port = PORT_MII;
1317 cmd->phy_address = 0;
1318 cmd->transceiver = XCVR_INTERNAL;
1319 cmd->autoneg = AUTONEG_DISABLE;
1320 cmd->maxtxpkt = 1;
1321 cmd->maxrxpkt = 1;
1322
1323 return 0;
1324}
1325
10a9948d
LB		 1326static int
1327mv643xx_eth_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
1da177e4 1328{
e5371493 1329 struct mv643xx_eth_private *mp = netdev_priv(dev);
ab4384a6 1330
fc32b0e2
LB		 1331 /*
1332 * The MAC does not support 1000baseT_Half.
1333 */
1334 cmd->advertising &= ~ADVERTISED_1000baseT_Half;
1335
ed94493f 1336 return phy_ethtool_sset(mp->phy, cmd);
c9df406f 1337}
1da177e4 1338
10a9948d
LB		 1339static int
1340mv643xx_eth_set_settings_phyless(struct net_device *dev,
1341 struct ethtool_cmd *cmd)
bedfe324
LB		 1342{
1343 return -EINVAL;
1344}
1345
fc32b0e2
LB		 1346static void mv643xx_eth_get_drvinfo(struct net_device *dev,
1347 struct ethtool_drvinfo *drvinfo)
c9df406f 1348{
e5371493
LB		 1349 strncpy(drvinfo->driver, mv643xx_eth_driver_name, 32);
1350 strncpy(drvinfo->version, mv643xx_eth_driver_version, 32);
c9df406f 1351 strncpy(drvinfo->fw_version, "N/A", 32);
fc32b0e2 1352 strncpy(drvinfo->bus_info, "platform", 32);
16820054 1353 drvinfo->n_stats = ARRAY_SIZE(mv643xx_eth_stats);
c9df406f 1354}
1da177e4 1355
fc32b0e2 1356static int mv643xx_eth_nway_reset(struct net_device *dev)
c9df406f 1357{
e5371493 1358 struct mv643xx_eth_private *mp = netdev_priv(dev);
1da177e4 1359
ed94493f 1360 return genphy_restart_aneg(mp->phy);
c9df406f 1361}
1da177e4 1362
bedfe324
LB		 1363static int mv643xx_eth_nway_reset_phyless(struct net_device *dev)
1364{
1365 return -EINVAL;
1366}
1367
c9df406f
LB		 1368static u32 mv643xx_eth_get_link(struct net_device *dev)
1369{
ed94493f 1370 return !!netif_carrier_ok(dev);
bedfe324
LB		 1371}
1372
fc32b0e2
LB		 1373static void mv643xx_eth_get_strings(struct net_device *dev,
1374 uint32_t stringset, uint8_t *data)
c9df406f
LB		 1375{
1376 int i;
1da177e4 1377
fc32b0e2
LB		 1378 if (stringset == ETH_SS_STATS) {
1379 for (i = 0; i < ARRAY_SIZE(mv643xx_eth_stats); i++) {
c9df406f 1380 memcpy(data + i * ETH_GSTRING_LEN,
16820054 1381 mv643xx_eth_stats[i].stat_string,
e5371493 1382 ETH_GSTRING_LEN);
c9df406f 1383 }
c9df406f
LB		 1384 }
1385}
1da177e4 1386
fc32b0e2
LB		 1387static void mv643xx_eth_get_ethtool_stats(struct net_device *dev,
1388 struct ethtool_stats *stats,
1389 uint64_t *data)
c9df406f 1390{
b9873841 1391 struct mv643xx_eth_private *mp = netdev_priv(dev);
c9df406f 1392 int i;
1da177e4 1393
8fd89211 1394 mv643xx_eth_get_stats(dev);
fc32b0e2 1395 mib_counters_update(mp);
1da177e4 1396
16820054
LB		 1397 for (i = 0; i < ARRAY_SIZE(mv643xx_eth_stats); i++) {
1398 const struct mv643xx_eth_stats *stat;
1399 void *p;
1400
1401 stat = mv643xx_eth_stats + i;
1402
1403 if (stat->netdev_off >= 0)
1404 p = ((void *)mp->dev) + stat->netdev_off;
1405 else
1406 p = ((void *)mp) + stat->mp_off;
1407
1408 data[i] = (stat->sizeof_stat == 8) ?
1409 *(uint64_t *)p : *(uint32_t *)p;
1da177e4 1410 }
c9df406f 1411}
1da177e4 1412
fc32b0e2 1413static int mv643xx_eth_get_sset_count(struct net_device *dev, int sset)
c9df406f 1414{
fc32b0e2 1415 if (sset == ETH_SS_STATS)
16820054 1416 return ARRAY_SIZE(mv643xx_eth_stats);
fc32b0e2
LB		 1417
1418 return -EOPNOTSUPP;
c9df406f 1419}
1da177e4 1420
e5371493 1421static const struct ethtool_ops mv643xx_eth_ethtool_ops = {
fc32b0e2
LB		 1422 .get_settings = mv643xx_eth_get_settings,
1423 .set_settings = mv643xx_eth_set_settings,
1424 .get_drvinfo = mv643xx_eth_get_drvinfo,
1425 .nway_reset = mv643xx_eth_nway_reset,
1426 .get_link = mv643xx_eth_get_link,
c9df406f 1427 .set_sg = ethtool_op_set_sg,
fc32b0e2
LB		 1428 .get_strings = mv643xx_eth_get_strings,
1429 .get_ethtool_stats = mv643xx_eth_get_ethtool_stats,
e5371493 1430 .get_sset_count = mv643xx_eth_get_sset_count,
c9df406f 1431};
1da177e4 1432
bedfe324
LB		 1433static const struct ethtool_ops mv643xx_eth_ethtool_ops_phyless = {
1434 .get_settings = mv643xx_eth_get_settings_phyless,
1435 .set_settings = mv643xx_eth_set_settings_phyless,
1436 .get_drvinfo = mv643xx_eth_get_drvinfo,
1437 .nway_reset = mv643xx_eth_nway_reset_phyless,
ed94493f 1438 .get_link = mv643xx_eth_get_link,
bedfe324
LB		 1439 .set_sg = ethtool_op_set_sg,
1440 .get_strings = mv643xx_eth_get_strings,
1441 .get_ethtool_stats = mv643xx_eth_get_ethtool_stats,
1442 .get_sset_count = mv643xx_eth_get_sset_count,
1443};
1444
bea3348e 1445
c9df406f 1446/* address handling *********************************************************/
5daffe94 1447static void uc_addr_get(struct mv643xx_eth_private *mp, unsigned char *addr)
c9df406f 1448{
c9df406f
LB		 1449 unsigned int mac_h;
1450 unsigned int mac_l;
1da177e4 1451
fc32b0e2
LB		 1452 mac_h = rdl(mp, MAC_ADDR_HIGH(mp->port_num));
1453 mac_l = rdl(mp, MAC_ADDR_LOW(mp->port_num));
1da177e4 1454
5daffe94
LB		 1455 addr[0] = (mac_h >> 24) & 0xff;
1456 addr[1] = (mac_h >> 16) & 0xff;
1457 addr[2] = (mac_h >> 8) & 0xff;
1458 addr[3] = mac_h & 0xff;
1459 addr[4] = (mac_l >> 8) & 0xff;
1460 addr[5] = mac_l & 0xff;
c9df406f 1461}
1da177e4 1462
e5371493 1463static void init_mac_tables(struct mv643xx_eth_private *mp)
c9df406f 1464{
fc32b0e2 1465 int i;
1da177e4 1466
fc32b0e2
LB		 1467 for (i = 0; i < 0x100; i += 4) {
1468 wrl(mp, SPECIAL_MCAST_TABLE(mp->port_num) + i, 0);
1469 wrl(mp, OTHER_MCAST_TABLE(mp->port_num) + i, 0);
c9df406f 1470 }
fc32b0e2
LB		 1471
1472 for (i = 0; i < 0x10; i += 4)
1473 wrl(mp, UNICAST_TABLE(mp->port_num) + i, 0);
c9df406f 1474}
d0412d96 1475
e5371493 1476static void set_filter_table_entry(struct mv643xx_eth_private *mp,
fc32b0e2 1477 int table, unsigned char entry)
c9df406f
LB		 1478{
1479 unsigned int table_reg;
ab4384a6 1480
c9df406f 1481 /* Set "accepts frame bit" at specified table entry */
fc32b0e2
LB		 1482 table_reg = rdl(mp, table + (entry & 0xfc));
1483 table_reg |= 0x01 << (8 * (entry & 3));
1484 wrl(mp, table + (entry & 0xfc), table_reg);
1da177e4
LT		 1485}
1486
5daffe94 1487static void uc_addr_set(struct mv643xx_eth_private *mp, unsigned char *addr)
1da177e4 1488{
c9df406f
LB		 1489 unsigned int mac_h;
1490 unsigned int mac_l;
1491 int table;
1da177e4 1492
fc32b0e2
LB		 1493 mac_l = (addr[4] << 8) | addr[5];
1494 mac_h = (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) | addr[3];
ff561eef 1495
fc32b0e2
LB		 1496 wrl(mp, MAC_ADDR_LOW(mp->port_num), mac_l);
1497 wrl(mp, MAC_ADDR_HIGH(mp->port_num), mac_h);
1da177e4 1498
fc32b0e2 1499 table = UNICAST_TABLE(mp->port_num);
5daffe94 1500 set_filter_table_entry(mp, table, addr[5] & 0x0f);
1da177e4
LT		 1501}
1502
fc32b0e2 1503static int mv643xx_eth_set_mac_address(struct net_device *dev, void *addr)
1da177e4 1504{
e5371493 1505 struct mv643xx_eth_private *mp = netdev_priv(dev);
1da177e4 1506
fc32b0e2
LB		 1507 /* +2 is for the offset of the HW addr type */
1508 memcpy(dev->dev_addr, addr + 2, 6);
1509
cc9754b3
LB		 1510 init_mac_tables(mp);
1511 uc_addr_set(mp, dev->dev_addr);
1da177e4
LT		 1512
1513 return 0;
1514}
1515
69876569
LB		 1516static int addr_crc(unsigned char *addr)
1517{
1518 int crc = 0;
1519 int i;
1520
1521 for (i = 0; i < 6; i++) {
1522 int j;
1523
1524 crc = (crc ^ addr[i]) << 8;
1525 for (j = 7; j >= 0; j--) {
1526 if (crc & (0x100 << j))
1527 crc ^= 0x107 << j;
1528 }
1529 }
1530
1531 return crc;
1532}
1533
fc32b0e2 1534static void mv643xx_eth_set_rx_mode(struct net_device *dev)
1da177e4 1535{
fc32b0e2
LB		 1536 struct mv643xx_eth_private *mp = netdev_priv(dev);
1537 u32 port_config;
1538 struct dev_addr_list *addr;
1539 int i;
c8aaea25 1540
fc32b0e2
LB		 1541 port_config = rdl(mp, PORT_CONFIG(mp->port_num));
1542 if (dev->flags & IFF_PROMISC)
1543 port_config |= UNICAST_PROMISCUOUS_MODE;
1544 else
1545 port_config &= ~UNICAST_PROMISCUOUS_MODE;
1546 wrl(mp, PORT_CONFIG(mp->port_num), port_config);
1da177e4 1547
fc32b0e2
LB		 1548 if (dev->flags & (IFF_PROMISC | IFF_ALLMULTI)) {
1549 int port_num = mp->port_num;
1550 u32 accept = 0x01010101;
c8aaea25 1551
fc32b0e2
LB		 1552 for (i = 0; i < 0x100; i += 4) {
1553 wrl(mp, SPECIAL_MCAST_TABLE(port_num) + i, accept);
1554 wrl(mp, OTHER_MCAST_TABLE(port_num) + i, accept);
c9df406f
LB		 1555 }
1556 return;
1557 }
c8aaea25 1558
fc32b0e2
LB		 1559 for (i = 0; i < 0x100; i += 4) {
1560 wrl(mp, SPECIAL_MCAST_TABLE(mp->port_num) + i, 0);
1561 wrl(mp, OTHER_MCAST_TABLE(mp->port_num) + i, 0);
1da177e4
LT		 1562 }
1563
fc32b0e2
LB		 1564 for (addr = dev->mc_list; addr != NULL; addr = addr->next) {
1565 u8 *a = addr->da_addr;
1566 int table;
324ff2c1 1567
fc32b0e2
LB		 1568 if (addr->da_addrlen != 6)
1569 continue;
1da177e4 1570
fc32b0e2
LB		 1571 if (memcmp(a, "\x01\x00\x5e\x00\x00", 5) == 0) {
1572 table = SPECIAL_MCAST_TABLE(mp->port_num);
1573 set_filter_table_entry(mp, table, a[5]);
1574 } else {
1575 int crc = addr_crc(a);
1da177e4 1576
fc32b0e2
LB		 1577 table = OTHER_MCAST_TABLE(mp->port_num);
1578 set_filter_table_entry(mp, table, crc);
1579 }
1580 }
c9df406f 1581}
c8aaea25 1582
c8aaea25 1583
c9df406f 1584/* rx/tx queue initialisation ***********************************************/
64da80a2 1585static int rxq_init(struct mv643xx_eth_private *mp, int index)
c9df406f 1586{
64da80a2 1587 struct rx_queue *rxq = mp->rxq + index;
8a578111
LB		 1588 struct rx_desc *rx_desc;
1589 int size;
c9df406f
LB		 1590 int i;
1591
64da80a2
LB		 1592 rxq->index = index;
1593
8a578111
LB		 1594 rxq->rx_ring_size = mp->default_rx_ring_size;
1595
1596 rxq->rx_desc_count = 0;
1597 rxq->rx_curr_desc = 0;
1598 rxq->rx_used_desc = 0;
1599
1600 size = rxq->rx_ring_size * sizeof(struct rx_desc);
1601
f7981c1c 1602 if (index == 0 && size <= mp->rx_desc_sram_size) {
8a578111
LB		 1603 rxq->rx_desc_area = ioremap(mp->rx_desc_sram_addr,
1604 mp->rx_desc_sram_size);
1605 rxq->rx_desc_dma = mp->rx_desc_sram_addr;
1606 } else {
1607 rxq->rx_desc_area = dma_alloc_coherent(NULL, size,
1608 &rxq->rx_desc_dma,
1609 GFP_KERNEL);
f7ea3337
PJ		 1610 }
1611
8a578111
LB		 1612 if (rxq->rx_desc_area == NULL) {
1613 dev_printk(KERN_ERR, &mp->dev->dev,
1614 "can't allocate rx ring (%d bytes)\n", size);
1615 goto out;
1616 }
1617 memset(rxq->rx_desc_area, 0, size);
1da177e4 1618
8a578111
LB		 1619 rxq->rx_desc_area_size = size;
1620 rxq->rx_skb = kmalloc(rxq->rx_ring_size * sizeof(*rxq->rx_skb),
1621 GFP_KERNEL);
1622 if (rxq->rx_skb == NULL) {
1623 dev_printk(KERN_ERR, &mp->dev->dev,
1624 "can't allocate rx skb ring\n");
1625 goto out_free;
1626 }
1627
1628 rx_desc = (struct rx_desc *)rxq->rx_desc_area;
1629 for (i = 0; i < rxq->rx_ring_size; i++) {
9da78745
LB		 1630 int nexti;
1631
1632 nexti = i + 1;
1633 if (nexti == rxq->rx_ring_size)
1634 nexti = 0;
1635
8a578111
LB		 1636 rx_desc[i].next_desc_ptr = rxq->rx_desc_dma +
1637 nexti * sizeof(struct rx_desc);
1638 }
1639
8a578111
LB		 1640 return 0;
1641
1642
1643out_free:
f7981c1c 1644 if (index == 0 && size <= mp->rx_desc_sram_size)
8a578111
LB		 1645 iounmap(rxq->rx_desc_area);
1646 else
1647 dma_free_coherent(NULL, size,
1648 rxq->rx_desc_area,
1649 rxq->rx_desc_dma);
1650
1651out:
1652 return -ENOMEM;
c9df406f 1653}
c8aaea25 1654
8a578111 1655static void rxq_deinit(struct rx_queue *rxq)
c9df406f 1656{
8a578111
LB		 1657 struct mv643xx_eth_private *mp = rxq_to_mp(rxq);
1658 int i;
1659
1660 rxq_disable(rxq);
c8aaea25 1661
8a578111
LB		 1662 for (i = 0; i < rxq->rx_ring_size; i++) {
1663 if (rxq->rx_skb[i]) {
1664 dev_kfree_skb(rxq->rx_skb[i]);
1665 rxq->rx_desc_count--;
1da177e4 1666 }
c8aaea25 1667 }
1da177e4 1668
8a578111
LB		 1669 if (rxq->rx_desc_count) {
1670 dev_printk(KERN_ERR, &mp->dev->dev,
1671 "error freeing rx ring -- %d skbs stuck\n",
1672 rxq->rx_desc_count);
1673 }
1674
f7981c1c 1675 if (rxq->index == 0 &&
64da80a2 1676 rxq->rx_desc_area_size <= mp->rx_desc_sram_size)
8a578111 1677 iounmap(rxq->rx_desc_area);
c9df406f 1678 else
8a578111
LB		 1679 dma_free_coherent(NULL, rxq->rx_desc_area_size,
1680 rxq->rx_desc_area, rxq->rx_desc_dma);
1681
1682 kfree(rxq->rx_skb);
c9df406f 1683}
1da177e4 1684
3d6b35bc 1685static int txq_init(struct mv643xx_eth_private *mp, int index)
c9df406f 1686{
3d6b35bc 1687 struct tx_queue *txq = mp->txq + index;
13d64285
LB		 1688 struct tx_desc *tx_desc;
1689 int size;
c9df406f 1690 int i;
1da177e4 1691
3d6b35bc
LB		 1692 txq->index = index;
1693
13d64285
LB		 1694 txq->tx_ring_size = mp->default_tx_ring_size;
1695
1696 txq->tx_desc_count = 0;
1697 txq->tx_curr_desc = 0;
1698 txq->tx_used_desc = 0;
1699
1700 size = txq->tx_ring_size * sizeof(struct tx_desc);
1701
f7981c1c 1702 if (index == 0 && size <= mp->tx_desc_sram_size) {
13d64285
LB		 1703 txq->tx_desc_area = ioremap(mp->tx_desc_sram_addr,
1704 mp->tx_desc_sram_size);
1705 txq->tx_desc_dma = mp->tx_desc_sram_addr;
1706 } else {
1707 txq->tx_desc_area = dma_alloc_coherent(NULL, size,
1708 &txq->tx_desc_dma,
1709 GFP_KERNEL);
1710 }
1711
1712 if (txq->tx_desc_area == NULL) {
1713 dev_printk(KERN_ERR, &mp->dev->dev,
1714 "can't allocate tx ring (%d bytes)\n", size);
99ab08e0 1715 return -ENOMEM;
c9df406f 1716 }
13d64285
LB		 1717 memset(txq->tx_desc_area, 0, size);
1718
1719 txq->tx_desc_area_size = size;
13d64285
LB		 1720
1721 tx_desc = (struct tx_desc *)txq->tx_desc_area;
1722 for (i = 0; i < txq->tx_ring_size; i++) {
6b368f68 1723 struct tx_desc *txd = tx_desc + i;
9da78745
LB		 1724 int nexti;
1725
1726 nexti = i + 1;
1727 if (nexti == txq->tx_ring_size)
1728 nexti = 0;
6b368f68
LB		 1729
1730 txd->cmd_sts = 0;
1731 txd->next_desc_ptr = txq->tx_desc_dma +
13d64285
LB		 1732 nexti * sizeof(struct tx_desc);
1733 }
1734
99ab08e0 1735 skb_queue_head_init(&txq->tx_skb);
c9df406f 1736
99ab08e0 1737 return 0;
c8aaea25 1738}
1da177e4 1739
13d64285 1740static void txq_deinit(struct tx_queue *txq)
c9df406f 1741{
13d64285 1742 struct mv643xx_eth_private *mp = txq_to_mp(txq);
fa3959f4 1743
13d64285 1744 txq_disable(txq);
1fa38c58 1745 txq_reclaim(txq, txq->tx_ring_size, 1);
1da177e4 1746
13d64285 1747 BUG_ON(txq->tx_used_desc != txq->tx_curr_desc);
1da177e4 1748
f7981c1c 1749 if (txq->index == 0 &&
3d6b35bc 1750 txq->tx_desc_area_size <= mp->tx_desc_sram_size)
13d64285 1751 iounmap(txq->tx_desc_area);
c9df406f 1752 else
13d64285
LB		 1753 dma_free_coherent(NULL, txq->tx_desc_area_size,
1754 txq->tx_desc_area, txq->tx_desc_dma);
c9df406f 1755}
1da177e4 1756
1da177e4 1757
c9df406f 1758/* netdev ops and related ***************************************************/
1fa38c58
LB		 1759static int mv643xx_eth_collect_events(struct mv643xx_eth_private *mp)
1760{
1761 u32 int_cause;
1762 u32 int_cause_ext;
1763
1764 int_cause = rdl(mp, INT_CAUSE(mp->port_num)) &
1765 (INT_TX_END | INT_RX | INT_EXT);
1766 if (int_cause == 0)
1767 return 0;
1768
1769 int_cause_ext = 0;
1770 if (int_cause & INT_EXT)
1771 int_cause_ext = rdl(mp, INT_CAUSE_EXT(mp->port_num));
1772
1773 int_cause &= INT_TX_END | INT_RX;
1774 if (int_cause) {
1775 wrl(mp, INT_CAUSE(mp->port_num), ~int_cause);
1776 mp->work_tx_end |= ((int_cause & INT_TX_END) >> 19) &
1777 ~(rdl(mp, TXQ_COMMAND(mp->port_num)) & 0xff);
1778 mp->work_rx |= (int_cause & INT_RX) >> 2;
1779 }
1780
1781 int_cause_ext &= INT_EXT_LINK_PHY | INT_EXT_TX;
1782 if (int_cause_ext) {
1783 wrl(mp, INT_CAUSE_EXT(mp->port_num), ~int_cause_ext);
1784 if (int_cause_ext & INT_EXT_LINK_PHY)
1785 mp->work_link = 1;
1786 mp->work_tx |= int_cause_ext & INT_EXT_TX;
1787 }
1788
1789 return 1;
1790}
1791
1792static irqreturn_t mv643xx_eth_irq(int irq, void *dev_id)
1793{
1794 struct net_device *dev = (struct net_device *)dev_id;
1795 struct mv643xx_eth_private *mp = netdev_priv(dev);
1796
1797 if (unlikely(!mv643xx_eth_collect_events(mp)))
1798 return IRQ_NONE;
1799
1800 wrl(mp, INT_MASK(mp->port_num), 0);
1801 napi_schedule(&mp->napi);
1802
1803 return IRQ_HANDLED;
1804}
1805
2f7eb47a
LB		 1806static void handle_link_event(struct mv643xx_eth_private *mp)
1807{
1808 struct net_device *dev = mp->dev;
1809 u32 port_status;
1810 int speed;
1811 int duplex;
1812 int fc;
1813
1814 port_status = rdl(mp, PORT_STATUS(mp->port_num));
1815 if (!(port_status & LINK_UP)) {
1816 if (netif_carrier_ok(dev)) {
1817 int i;
1818
1819 printk(KERN_INFO "%s: link down\n", dev->name);
1820
1821 netif_carrier_off(dev);
2f7eb47a 1822
f7981c1c 1823 for (i = 0; i < mp->txq_count; i++) {
2f7eb47a
LB		 1824 struct tx_queue *txq = mp->txq + i;
1825
1fa38c58 1826 txq_reclaim(txq, txq->tx_ring_size, 1);
f7981c1c 1827 txq_reset_hw_ptr(txq);
2f7eb47a
LB		 1828 }
1829 }
1830 return;
1831 }
1832
1833 switch (port_status & PORT_SPEED_MASK) {
1834 case PORT_SPEED_10:
1835 speed = 10;
1836 break;
1837 case PORT_SPEED_100:
1838 speed = 100;
1839 break;
1840 case PORT_SPEED_1000:
1841 speed = 1000;
1842 break;
1843 default:
1844 speed = -1;
1845 break;
1846 }
1847 duplex = (port_status & FULL_DUPLEX) ? 1 : 0;
1848 fc = (port_status & FLOW_CONTROL_ENABLED) ? 1 : 0;
1849
1850 printk(KERN_INFO "%s: link up, %d Mb/s, %s duplex, "
1851 "flow control %sabled\n", dev->name,
1852 speed, duplex ? "full" : "half",
1853 fc ? "en" : "dis");
1854
4fdeca3f 1855 if (!netif_carrier_ok(dev))
2f7eb47a 1856 netif_carrier_on(dev);
2f7eb47a
LB		 1857}
1858
1fa38c58 1859static int mv643xx_eth_poll(struct napi_struct *napi, int budget)
c9df406f 1860{
1fa38c58
LB		 1861 struct mv643xx_eth_private *mp;
1862 int work_done;
ce4e2e45 1863
1fa38c58 1864 mp = container_of(napi, struct mv643xx_eth_private, napi);
fc32b0e2 1865
1fa38c58
LB		 1866 mp->work_rx_refill |= mp->work_rx_oom;
1867 mp->work_rx_oom = 0;
1da177e4 1868
1fa38c58
LB		 1869 work_done = 0;
1870 while (work_done < budget) {
1871 u8 queue_mask;
1872 int queue;
1873 int work_tbd;
1874
1875 if (mp->work_link) {
1876 mp->work_link = 0;
1877 handle_link_event(mp);
1878 continue;
1879 }
1da177e4 1880
1fa38c58
LB		 1881 queue_mask = mp->work_tx | mp->work_tx_end |
1882 mp->work_rx | mp->work_rx_refill;
1883 if (!queue_mask) {
1884 if (mv643xx_eth_collect_events(mp))
1885 continue;
1886 break;
1887 }
1da177e4 1888
1fa38c58
LB		 1889 queue = fls(queue_mask) - 1;
1890 queue_mask = 1 << queue;
1891
1892 work_tbd = budget - work_done;
1893 if (work_tbd > 16)
1894 work_tbd = 16;
1895
1896 if (mp->work_tx_end & queue_mask) {
1897 txq_kick(mp->txq + queue);
1898 } else if (mp->work_tx & queue_mask) {
1899 work_done += txq_reclaim(mp->txq + queue, work_tbd, 0);
1900 txq_maybe_wake(mp->txq + queue);
1901 } else if (mp->work_rx & queue_mask) {
1902 work_done += rxq_process(mp->rxq + queue, work_tbd);
1903 } else if (mp->work_rx_refill & queue_mask) {
1904 work_done += rxq_refill(mp->rxq + queue, work_tbd);
1905 } else {
1906 BUG();
1907 }
84dd619e 1908 }
fc32b0e2 1909
1fa38c58
LB		 1910 if (work_done < budget) {
1911 if (mp->work_rx_oom)
1912 mod_timer(&mp->rx_oom, jiffies + (HZ / 10));
1913 napi_complete(napi);
1914 wrl(mp, INT_MASK(mp->port_num), INT_TX_END | INT_RX | INT_EXT);
226bb6b7 1915 }
3d6b35bc 1916
1fa38c58
LB		 1917 return work_done;
1918}
8fa89bf5 1919
1fa38c58
LB		 1920static inline void oom_timer_wrapper(unsigned long data)
1921{
1922 struct mv643xx_eth_private *mp = (void *)data;
1da177e4 1923
1fa38c58 1924 napi_schedule(&mp->napi);
1da177e4
LT		 1925}
1926
e5371493 1927static void phy_reset(struct mv643xx_eth_private *mp)
1da177e4 1928{
45c5d3bc
LB		 1929 int data;
1930
ed94493f 1931 data = phy_read(mp->phy, MII_BMCR);
45c5d3bc
LB		 1932 if (data < 0)
1933 return;
1da177e4 1934
7f106c1d 1935 data |= BMCR_RESET;
ed94493f 1936 if (phy_write(mp->phy, MII_BMCR, data) < 0)
45c5d3bc 1937 return;
1da177e4 1938
c9df406f 1939 do {
ed94493f 1940 data = phy_read(mp->phy, MII_BMCR);
45c5d3bc 1941 } while (data >= 0 && data & BMCR_RESET);
1da177e4
LT		 1942}
1943
fc32b0e2 1944static void port_start(struct mv643xx_eth_private *mp)
1da177e4 1945{
d0412d96 1946 u32 pscr;
8a578111 1947 int i;
1da177e4 1948
bedfe324
LB		 1949 /*
1950 * Perform PHY reset, if there is a PHY.
1951 */
ed94493f 1952 if (mp->phy != NULL) {
bedfe324
LB		 1953 struct ethtool_cmd cmd;
1954
1955 mv643xx_eth_get_settings(mp->dev, &cmd);
1956 phy_reset(mp);
1957 mv643xx_eth_set_settings(mp->dev, &cmd);
1958 }
1da177e4 1959
81600eea
LB		 1960 /*
1961 * Configure basic link parameters.
1962 */
1963 pscr = rdl(mp, PORT_SERIAL_CONTROL(mp->port_num));
1964
1965 pscr |= SERIAL_PORT_ENABLE;
1966 wrl(mp, PORT_SERIAL_CONTROL(mp->port_num), pscr);
1967
1968 pscr |= DO_NOT_FORCE_LINK_FAIL;
ed94493f 1969 if (mp->phy == NULL)
81600eea
LB		 1970 pscr |= FORCE_LINK_PASS;
1971 wrl(mp, PORT_SERIAL_CONTROL(mp->port_num), pscr);
1972
1973 wrl(mp, SDMA_CONFIG(mp->port_num), PORT_SDMA_CONFIG_DEFAULT_VALUE);
1974
13d64285
LB		 1975 /*
1976 * Configure TX path and queues.
1977 */
89df5fdc 1978 tx_set_rate(mp, 1000000000, 16777216);
f7981c1c 1979 for (i = 0; i < mp->txq_count; i++) {
3d6b35bc 1980 struct tx_queue *txq = mp->txq + i;
13d64285 1981
6b368f68 1982 txq_reset_hw_ptr(txq);
89df5fdc
LB		 1983 txq_set_rate(txq, 1000000000, 16777216);
1984 txq_set_fixed_prio_mode(txq);
13d64285
LB		 1985 }
1986
fc32b0e2
LB		 1987 /*
1988 * Add configured unicast address to address filter table.
1989 */
1990 uc_addr_set(mp, mp->dev->dev_addr);
1da177e4 1991
d9a073ea
LB		 1992 /*
1993 * Receive all unmatched unicast, TCP, UDP, BPDU and broadcast
170e7108
LB		 1994 * frames to RX queue #0, and include the pseudo-header when
1995 * calculating receive checksums.
d9a073ea 1996 */
170e7108 1997 wrl(mp, PORT_CONFIG(mp->port_num), 0x02000000);
01999873 1998
376489a2
LB		 1999 /*
2000 * Treat BPDUs as normal multicasts, and disable partition mode.
2001 */
8a578111 2002 wrl(mp, PORT_CONFIG_EXT(mp->port_num), 0x00000000);
01999873 2003
8a578111 2004 /*
64da80a2 2005 * Enable the receive queues.
8a578111 2006 */
f7981c1c 2007 for (i = 0; i < mp->rxq_count; i++) {
64da80a2
LB		 2008 struct rx_queue *rxq = mp->rxq + i;
2009 int off = RXQ_CURRENT_DESC_PTR(mp->port_num, i);
8a578111 2010 u32 addr;
1da177e4 2011
8a578111
LB		 2012 addr = (u32)rxq->rx_desc_dma;
2013 addr += rxq->rx_curr_desc * sizeof(struct rx_desc);
2014 wrl(mp, off, addr);
1da177e4 2015
8a578111
LB		 2016 rxq_enable(rxq);
2017 }
1da177e4
LT		 2018}
2019
ffd86bbe 2020static void set_rx_coal(struct mv643xx_eth_private *mp, unsigned int delay)
1da177e4 2021{
c9df406f 2022 unsigned int coal = ((mp->shared->t_clk / 1000000) * delay) / 64;
773fc3ee 2023 u32 val;
1da177e4 2024
773fc3ee
LB		 2025 val = rdl(mp, SDMA_CONFIG(mp->port_num));
2026 if (mp->shared->extended_rx_coal_limit) {
2027 if (coal > 0xffff)
2028 coal = 0xffff;
2029 val &= ~0x023fff80;
2030 val |= (coal & 0x8000) << 10;
2031 val |= (coal & 0x7fff) << 7;
2032 } else {
2033 if (coal > 0x3fff)
2034 coal = 0x3fff;
2035 val &= ~0x003fff00;
2036 val |= (coal & 0x3fff) << 8;
2037 }
2038 wrl(mp, SDMA_CONFIG(mp->port_num), val);
1da177e4
LT		 2039}
2040
ffd86bbe 2041static void set_tx_coal(struct mv643xx_eth_private *mp, unsigned int delay)
1da177e4 2042{
c9df406f 2043 unsigned int coal = ((mp->shared->t_clk / 1000000) * delay) / 64;
1da177e4 2044
fc32b0e2
LB		 2045 if (coal > 0x3fff)
2046 coal = 0x3fff;
2047 wrl(mp, TX_FIFO_URGENT_THRESHOLD(mp->port_num), (coal & 0x3fff) << 4);
16e03018
DF		 2048}
2049
2bcb4b0f
LB		 2050static void mv643xx_eth_recalc_skb_size(struct mv643xx_eth_private *mp)
2051{
2052 int skb_size;
2053
2054 /*
2055 * Reserve 2+14 bytes for an ethernet header (the hardware
2056 * automatically prepends 2 bytes of dummy data to each
2057 * received packet), 16 bytes for up to four VLAN tags, and
2058 * 4 bytes for the trailing FCS -- 36 bytes total.
2059 */
2060 skb_size = mp->dev->mtu + 36;
2061
2062 /*
2063 * Make sure that the skb size is a multiple of 8 bytes, as
2064 * the lower three bits of the receive descriptor's buffer
2065 * size field are ignored by the hardware.
2066 */
2067 mp->skb_size = (skb_size + 7) & ~7;
2068}
2069
c9df406f 2070static int mv643xx_eth_open(struct net_device *dev)
16e03018 2071{
e5371493 2072 struct mv643xx_eth_private *mp = netdev_priv(dev);
c9df406f 2073 int err;
64da80a2 2074 int i;
16e03018 2075
fc32b0e2
LB		 2076 wrl(mp, INT_CAUSE(mp->port_num), 0);
2077 wrl(mp, INT_CAUSE_EXT(mp->port_num), 0);
2078 rdl(mp, INT_CAUSE_EXT(mp->port_num));
c9df406f 2079
fc32b0e2 2080 err = request_irq(dev->irq, mv643xx_eth_irq,
2a1867a7 2081 IRQF_SHARED, dev->name, dev);
c9df406f 2082 if (err) {
fc32b0e2 2083 dev_printk(KERN_ERR, &dev->dev, "can't assign irq\n");
c9df406f 2084 return -EAGAIN;
16e03018
DF		 2085 }
2086
fc32b0e2 2087 init_mac_tables(mp);
16e03018 2088
2bcb4b0f
LB		 2089 mv643xx_eth_recalc_skb_size(mp);
2090
2257e05c
LB		 2091 napi_enable(&mp->napi);
2092
2bcb4b0f
LB		 2093 skb_queue_head_init(&mp->rx_recycle);
2094
f7981c1c 2095 for (i = 0; i < mp->rxq_count; i++) {
64da80a2
LB		 2096 err = rxq_init(mp, i);
2097 if (err) {
2098 while (--i >= 0)
f7981c1c 2099 rxq_deinit(mp->rxq + i);
64da80a2
LB		 2100 goto out;
2101 }
2102
1fa38c58 2103 rxq_refill(mp->rxq + i, INT_MAX);
2257e05c
LB		 2104 }
2105
1fa38c58 2106 if (mp->work_rx_oom) {
2257e05c
LB		 2107 mp->rx_oom.expires = jiffies + (HZ / 10);
2108 add_timer(&mp->rx_oom);
64da80a2 2109 }
8a578111 2110
f7981c1c 2111 for (i = 0; i < mp->txq_count; i++) {
3d6b35bc
LB		 2112 err = txq_init(mp, i);
2113 if (err) {
2114 while (--i >= 0)
f7981c1c 2115 txq_deinit(mp->txq + i);
3d6b35bc
LB		 2116 goto out_free;
2117 }
2118 }
16e03018 2119
2f7eb47a 2120 netif_carrier_off(dev);
2f7eb47a 2121
fc32b0e2 2122 port_start(mp);
16e03018 2123
ffd86bbe
LB		 2124 set_rx_coal(mp, 0);
2125 set_tx_coal(mp, 0);
16e03018 2126
befefe21 2127 wrl(mp, INT_MASK_EXT(mp->port_num), INT_EXT_LINK_PHY | INT_EXT_TX);
226bb6b7 2128 wrl(mp, INT_MASK(mp->port_num), INT_TX_END | INT_RX | INT_EXT);
16e03018 2129
c9df406f
LB		 2130 return 0;
2131
13d64285 2132
fc32b0e2 2133out_free:
f7981c1c
LB		 2134 for (i = 0; i < mp->rxq_count; i++)
2135 rxq_deinit(mp->rxq + i);
fc32b0e2 2136out:
c9df406f
LB		 2137 free_irq(dev->irq, dev);
2138
2139 return err;
16e03018
DF		 2140}
2141
e5371493 2142static void port_reset(struct mv643xx_eth_private *mp)
1da177e4 2143{
fc32b0e2 2144 unsigned int data;
64da80a2 2145 int i;
1da177e4 2146
f7981c1c
LB		 2147 for (i = 0; i < mp->rxq_count; i++)
2148 rxq_disable(mp->rxq + i);
2149 for (i = 0; i < mp->txq_count; i++)
2150 txq_disable(mp->txq + i);
ae9ae064
LB		 2151
2152 while (1) {
2153 u32 ps = rdl(mp, PORT_STATUS(mp->port_num));
2154
2155 if ((ps & (TX_IN_PROGRESS | TX_FIFO_EMPTY)) == TX_FIFO_EMPTY)
2156 break;
13d64285 2157 udelay(10);
ae9ae064 2158 }
1da177e4 2159
c9df406f 2160 /* Reset the Enable bit in the Configuration Register */
fc32b0e2
LB		 2161 data = rdl(mp, PORT_SERIAL_CONTROL(mp->port_num));
2162 data &= ~(SERIAL_PORT_ENABLE |
2163 DO_NOT_FORCE_LINK_FAIL |
2164 FORCE_LINK_PASS);
2165 wrl(mp, PORT_SERIAL_CONTROL(mp->port_num), data);
1da177e4
LT		 2166}
2167
c9df406f 2168static int mv643xx_eth_stop(struct net_device *dev)
1da177e4 2169{
e5371493 2170 struct mv643xx_eth_private *mp = netdev_priv(dev);
64da80a2 2171 int i;
1da177e4 2172
fc32b0e2
LB		 2173 wrl(mp, INT_MASK(mp->port_num), 0x00000000);
2174 rdl(mp, INT_MASK(mp->port_num));
1da177e4 2175
4ff3495a
LB		 2176 del_timer_sync(&mp->mib_counters_timer);
2177
c9df406f 2178 napi_disable(&mp->napi);
78fff83b 2179
2257e05c
LB		 2180 del_timer_sync(&mp->rx_oom);
2181
c9df406f 2182 netif_carrier_off(dev);
1da177e4 2183
fc32b0e2
LB		 2184 free_irq(dev->irq, dev);
2185
cc9754b3 2186 port_reset(mp);
8fd89211 2187 mv643xx_eth_get_stats(dev);
fc32b0e2 2188 mib_counters_update(mp);
1da177e4 2189
2bcb4b0f
LB		 2190 skb_queue_purge(&mp->rx_recycle);
2191
f7981c1c
LB		 2192 for (i = 0; i < mp->rxq_count; i++)
2193 rxq_deinit(mp->rxq + i);
2194 for (i = 0; i < mp->txq_count; i++)
2195 txq_deinit(mp->txq + i);
1da177e4 2196
c9df406f 2197 return 0;
1da177e4
LT		 2198}
2199
fc32b0e2 2200static int mv643xx_eth_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
1da177e4 2201{
e5371493 2202 struct mv643xx_eth_private *mp = netdev_priv(dev);
1da177e4 2203
ed94493f
LB		 2204 if (mp->phy != NULL)
2205 return phy_mii_ioctl(mp->phy, if_mii(ifr), cmd);
bedfe324
LB		 2206
2207 return -EOPNOTSUPP;
1da177e4
LT		 2208}
2209
c9df406f 2210static int mv643xx_eth_change_mtu(struct net_device *dev, int new_mtu)
1da177e4 2211{
89df5fdc
LB		 2212 struct mv643xx_eth_private *mp = netdev_priv(dev);
2213
fc32b0e2 2214 if (new_mtu < 64 || new_mtu > 9500)
c9df406f 2215 return -EINVAL;
1da177e4 2216
c9df406f 2217 dev->mtu = new_mtu;
2bcb4b0f 2218 mv643xx_eth_recalc_skb_size(mp);
89df5fdc
LB		 2219 tx_set_rate(mp, 1000000000, 16777216);
2220
c9df406f
LB		 2221 if (!netif_running(dev))
2222 return 0;
1da177e4 2223
c9df406f
LB		 2224 /*
2225 * Stop and then re-open the interface. This will allocate RX
2226 * skbs of the new MTU.
2227 * There is a possible danger that the open will not succeed,
fc32b0e2 2228 * due to memory being full.
c9df406f
LB		 2229 */
2230 mv643xx_eth_stop(dev);
2231 if (mv643xx_eth_open(dev)) {
fc32b0e2
LB		 2232 dev_printk(KERN_ERR, &dev->dev,
2233 "fatal error on re-opening device after "
2234 "MTU change\n");
c9df406f
LB		 2235 }
2236
2237 return 0;
1da177e4
LT		 2238}
2239
fc32b0e2 2240static void tx_timeout_task(struct work_struct *ugly)
1da177e4 2241{
fc32b0e2 2242 struct mv643xx_eth_private *mp;
1da177e4 2243
fc32b0e2
LB		 2244 mp = container_of(ugly, struct mv643xx_eth_private, tx_timeout_task);
2245 if (netif_running(mp->dev)) {
e5ef1de1 2246 netif_tx_stop_all_queues(mp->dev);
fc32b0e2
LB		 2247 port_reset(mp);
2248 port_start(mp);
e5ef1de1 2249 netif_tx_wake_all_queues(mp->dev);
fc32b0e2 2250 }
c9df406f
LB		 2251}
2252
c9df406f 2253static void mv643xx_eth_tx_timeout(struct net_device *dev)
1da177e4 2254{
e5371493 2255 struct mv643xx_eth_private *mp = netdev_priv(dev);
1da177e4 2256
fc32b0e2 2257 dev_printk(KERN_INFO, &dev->dev, "tx timeout\n");
d0412d96 2258
c9df406f 2259 schedule_work(&mp->tx_timeout_task);
1da177e4
LT		 2260}
2261
c9df406f 2262#ifdef CONFIG_NET_POLL_CONTROLLER
fc32b0e2 2263static void mv643xx_eth_netpoll(struct net_device *dev)
9f8dd319 2264{
fc32b0e2 2265 struct mv643xx_eth_private *mp = netdev_priv(dev);
c9df406f 2266
fc32b0e2
LB		 2267 wrl(mp, INT_MASK(mp->port_num), 0x00000000);
2268 rdl(mp, INT_MASK(mp->port_num));
c9df406f 2269
fc32b0e2 2270 mv643xx_eth_irq(dev->irq, dev);
c9df406f 2271
f2ca60f2 2272 wrl(mp, INT_MASK(mp->port_num), INT_TX_END | INT_RX | INT_EXT);
9f8dd319 2273}
c9df406f 2274#endif
9f8dd319 2275
9f8dd319 2276
c9df406f 2277/* platform glue ************************************************************/
e5371493
LB		 2278static void
2279mv643xx_eth_conf_mbus_windows(struct mv643xx_eth_shared_private *msp,
2280 struct mbus_dram_target_info *dram)
c9df406f 2281{
cc9754b3 2282 void __iomem *base = msp->base;
c9df406f
LB		 2283 u32 win_enable;
2284 u32 win_protect;
2285 int i;
9f8dd319 2286
c9df406f
LB		 2287 for (i = 0; i < 6; i++) {
2288 writel(0, base + WINDOW_BASE(i));
2289 writel(0, base + WINDOW_SIZE(i));
2290 if (i < 4)
2291 writel(0, base + WINDOW_REMAP_HIGH(i));
9f8dd319
DF		 2292 }
2293
c9df406f
LB		 2294 win_enable = 0x3f;
2295 win_protect = 0;
2296
2297 for (i = 0; i < dram->num_cs; i++) {
2298 struct mbus_dram_window *cs = dram->cs + i;
2299
2300 writel((cs->base & 0xffff0000) |
2301 (cs->mbus_attr << 8) |
2302 dram->mbus_dram_target_id, base + WINDOW_BASE(i));
2303 writel((cs->size - 1) & 0xffff0000, base + WINDOW_SIZE(i));
2304
2305 win_enable &= ~(1 << i);
2306 win_protect |= 3 << (2 * i);
2307 }
2308
2309 writel(win_enable, base + WINDOW_BAR_ENABLE);
2310 msp->win_protect = win_protect;
9f8dd319
DF		 2311}
2312
773fc3ee
LB		 2313static void infer_hw_params(struct mv643xx_eth_shared_private *msp)
2314{
2315 /*
2316 * Check whether we have a 14-bit coal limit field in bits
2317 * [21:8], or a 16-bit coal limit in bits [25,21:7] of the
2318 * SDMA config register.
2319 */
2320 writel(0x02000000, msp->base + SDMA_CONFIG(0));
2321 if (readl(msp->base + SDMA_CONFIG(0)) & 0x02000000)
2322 msp->extended_rx_coal_limit = 1;
2323 else
2324 msp->extended_rx_coal_limit = 0;
1e881592
LB		 2325
2326 /*
457b1d5a
LB		 2327 * Check whether the MAC supports TX rate control, and if
2328 * yes, whether its associated registers are in the old or
2329 * the new place.
1e881592
LB		 2330 */
2331 writel(1, msp->base + TX_BW_MTU_MOVED(0));
457b1d5a
LB		 2332 if (readl(msp->base + TX_BW_MTU_MOVED(0)) & 1) {
2333 msp->tx_bw_control = TX_BW_CONTROL_NEW_LAYOUT;
2334 } else {
2335 writel(7, msp->base + TX_BW_RATE(0));
2336 if (readl(msp->base + TX_BW_RATE(0)) & 7)
2337 msp->tx_bw_control = TX_BW_CONTROL_OLD_LAYOUT;
2338 else
2339 msp->tx_bw_control = TX_BW_CONTROL_ABSENT;
2340 }
773fc3ee
LB		 2341}
2342
c9df406f 2343static int mv643xx_eth_shared_probe(struct platform_device *pdev)
9f8dd319 2344{
10a9948d 2345 static int mv643xx_eth_version_printed;
c9df406f 2346 struct mv643xx_eth_shared_platform_data *pd = pdev->dev.platform_data;
e5371493 2347 struct mv643xx_eth_shared_private *msp;
c9df406f
LB		 2348 struct resource *res;
2349 int ret;
9f8dd319 2350
e5371493 2351 if (!mv643xx_eth_version_printed++)
7dde154d
LB		 2352 printk(KERN_NOTICE "MV-643xx 10/100/1000 ethernet "
2353 "driver version %s\n", mv643xx_eth_driver_version);
9f8dd319 2354
c9df406f
LB		 2355 ret = -EINVAL;
2356 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2357 if (res == NULL)
2358 goto out;
9f8dd319 2359
c9df406f
LB		 2360 ret = -ENOMEM;
2361 msp = kmalloc(sizeof(*msp), GFP_KERNEL);
2362 if (msp == NULL)
2363 goto out;
2364 memset(msp, 0, sizeof(*msp));
2365
cc9754b3
LB		 2366 msp->base = ioremap(res->start, res->end - res->start + 1);
2367 if (msp->base == NULL)
c9df406f
LB		 2368 goto out_free;
2369
ed94493f
LB		 2370 /*
2371 * Set up and register SMI bus.
2372 */
2373 if (pd == NULL || pd->shared_smi == NULL) {
298cf9be
LB		 2374 msp->smi_bus = mdiobus_alloc();
2375 if (msp->smi_bus == NULL)
ed94493f 2376 goto out_unmap;
298cf9be
LB		 2377
2378 msp->smi_bus->priv = msp;
2379 msp->smi_bus->name = "mv643xx_eth smi";
2380 msp->smi_bus->read = smi_bus_read;
2381 msp->smi_bus->write = smi_bus_write,
2382 snprintf(msp->smi_bus->id, MII_BUS_ID_SIZE, "%d", pdev->id);
2383 msp->smi_bus->parent = &pdev->dev;
2384 msp->smi_bus->phy_mask = 0xffffffff;
2385 if (mdiobus_register(msp->smi_bus) < 0)
2386 goto out_free_mii_bus;
ed94493f
LB		 2387 msp->smi = msp;
2388 } else {
fc0eb9f2 2389 msp->smi = platform_get_drvdata(pd->shared_smi);
ed94493f 2390 }
c9df406f 2391
45c5d3bc
LB		 2392 msp->err_interrupt = NO_IRQ;
2393 init_waitqueue_head(&msp->smi_busy_wait);
2394
2395 /*
2396 * Check whether the error interrupt is hooked up.
2397 */
2398 res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
2399 if (res != NULL) {
2400 int err;
2401
2402 err = request_irq(res->start, mv643xx_eth_err_irq,
2403 IRQF_SHARED, "mv643xx_eth", msp);
2404 if (!err) {
2405 writel(ERR_INT_SMI_DONE, msp->base + ERR_INT_MASK);
2406 msp->err_interrupt = res->start;
2407 }
2408 }
2409
c9df406f
LB		 2410 /*
2411 * (Re-)program MBUS remapping windows if we are asked to.
2412 */
2413 if (pd != NULL && pd->dram != NULL)
2414 mv643xx_eth_conf_mbus_windows(msp, pd->dram);
2415
fc32b0e2
LB		 2416 /*
2417 * Detect hardware parameters.
2418 */
2419 msp->t_clk = (pd != NULL && pd->t_clk != 0) ? pd->t_clk : 133000000;
773fc3ee 2420 infer_hw_params(msp);
fc32b0e2
LB		 2421
2422 platform_set_drvdata(pdev, msp);
2423
c9df406f
LB		 2424 return 0;
2425
298cf9be
LB		 2426out_free_mii_bus:
2427 mdiobus_free(msp->smi_bus);
ed94493f
LB		 2428out_unmap:
2429 iounmap(msp->base);
c9df406f
LB		 2430out_free:
2431 kfree(msp);
2432out:
2433 return ret;
2434}
2435
2436static int mv643xx_eth_shared_remove(struct platform_device *pdev)
2437{
e5371493 2438 struct mv643xx_eth_shared_private *msp = platform_get_drvdata(pdev);
ed94493f 2439 struct mv643xx_eth_shared_platform_data *pd = pdev->dev.platform_data;
c9df406f 2440
298cf9be
LB		 2441 if (pd == NULL || pd->shared_smi == NULL) {
2442 mdiobus_free(msp->smi_bus);
2443 mdiobus_unregister(msp->smi_bus);
2444 }
45c5d3bc
LB		 2445 if (msp->err_interrupt != NO_IRQ)
2446 free_irq(msp->err_interrupt, msp);
cc9754b3 2447 iounmap(msp->base);
c9df406f
LB		 2448 kfree(msp);
2449
2450 return 0;
9f8dd319
DF		 2451}
2452
c9df406f 2453static struct platform_driver mv643xx_eth_shared_driver = {
fc32b0e2
LB		 2454 .probe = mv643xx_eth_shared_probe,
2455 .remove = mv643xx_eth_shared_remove,
c9df406f 2456 .driver = {
fc32b0e2 2457 .name = MV643XX_ETH_SHARED_NAME,
c9df406f
LB		 2458 .owner = THIS_MODULE,
2459 },
2460};
2461
e5371493 2462static void phy_addr_set(struct mv643xx_eth_private *mp, int phy_addr)
1da177e4 2463{
c9df406f 2464 int addr_shift = 5 * mp->port_num;
fc32b0e2 2465 u32 data;
1da177e4 2466
fc32b0e2
LB		 2467 data = rdl(mp, PHY_ADDR);
2468 data &= ~(0x1f << addr_shift);
2469 data |= (phy_addr & 0x1f) << addr_shift;
2470 wrl(mp, PHY_ADDR, data);
1da177e4
LT		 2471}
2472
e5371493 2473static int phy_addr_get(struct mv643xx_eth_private *mp)
1da177e4 2474{
fc32b0e2
LB		 2475 unsigned int data;
2476
2477 data = rdl(mp, PHY_ADDR);
2478
2479 return (data >> (5 * mp->port_num)) & 0x1f;
2480}
2481
2482static void set_params(struct mv643xx_eth_private *mp,
2483 struct mv643xx_eth_platform_data *pd)
2484{
2485 struct net_device *dev = mp->dev;
2486
2487 if (is_valid_ether_addr(pd->mac_addr))
2488 memcpy(dev->dev_addr, pd->mac_addr, 6);
2489 else
2490 uc_addr_get(mp, dev->dev_addr);
2491
fc32b0e2
LB		 2492 mp->default_rx_ring_size = DEFAULT_RX_QUEUE_SIZE;
2493 if (pd->rx_queue_size)
2494 mp->default_rx_ring_size = pd->rx_queue_size;
2495 mp->rx_desc_sram_addr = pd->rx_sram_addr;
2496 mp->rx_desc_sram_size = pd->rx_sram_size;
1da177e4 2497
f7981c1c 2498 mp->rxq_count = pd->rx_queue_count ? : 1;
64da80a2 2499
fc32b0e2
LB		 2500 mp->default_tx_ring_size = DEFAULT_TX_QUEUE_SIZE;
2501 if (pd->tx_queue_size)
2502 mp->default_tx_ring_size = pd->tx_queue_size;
2503 mp->tx_desc_sram_addr = pd->tx_sram_addr;
2504 mp->tx_desc_sram_size = pd->tx_sram_size;
3d6b35bc 2505
f7981c1c 2506 mp->txq_count = pd->tx_queue_count ? : 1;
1da177e4
LT		 2507}
2508
ed94493f
LB		 2509static struct phy_device *phy_scan(struct mv643xx_eth_private *mp,
2510 int phy_addr)
1da177e4 2511{
298cf9be 2512 struct mii_bus *bus = mp->shared->smi->smi_bus;
ed94493f
LB		 2513 struct phy_device *phydev;
2514 int start;
2515 int num;
2516 int i;
45c5d3bc 2517
ed94493f
LB		 2518 if (phy_addr == MV643XX_ETH_PHY_ADDR_DEFAULT) {
2519 start = phy_addr_get(mp) & 0x1f;
2520 num = 32;
2521 } else {
2522 start = phy_addr & 0x1f;
2523 num = 1;
2524 }
45c5d3bc 2525
ed94493f
LB		 2526 phydev = NULL;
2527 for (i = 0; i < num; i++) {
2528 int addr = (start + i) & 0x1f;
fc32b0e2 2529
ed94493f
LB		 2530 if (bus->phy_map[addr] == NULL)
2531 mdiobus_scan(bus, addr);
1da177e4 2532
ed94493f
LB		 2533 if (phydev == NULL) {
2534 phydev = bus->phy_map[addr];
2535 if (phydev != NULL)
2536 phy_addr_set(mp, addr);
2537 }
2538 }
1da177e4 2539
ed94493f 2540 return phydev;
1da177e4
LT		 2541}
2542
ed94493f 2543static void phy_init(struct mv643xx_eth_private *mp, int speed, int duplex)
c28a4f89 2544{
ed94493f 2545 struct phy_device *phy = mp->phy;
c28a4f89 2546
fc32b0e2
LB		 2547 phy_reset(mp);
2548
ed94493f
LB		 2549 phy_attach(mp->dev, phy->dev.bus_id, 0, PHY_INTERFACE_MODE_GMII);
2550
2551 if (speed == 0) {
2552 phy->autoneg = AUTONEG_ENABLE;
2553 phy->speed = 0;
2554 phy->duplex = 0;
2555 phy->advertising = phy->supported | ADVERTISED_Autoneg;
c9df406f 2556 } else {
ed94493f
LB		 2557 phy->autoneg = AUTONEG_DISABLE;
2558 phy->advertising = 0;
2559 phy->speed = speed;
2560 phy->duplex = duplex;
c9df406f 2561 }
ed94493f 2562 phy_start_aneg(phy);
c28a4f89
JC		 2563}
2564
81600eea
LB		 2565static void init_pscr(struct mv643xx_eth_private *mp, int speed, int duplex)
2566{
2567 u32 pscr;
2568
2569 pscr = rdl(mp, PORT_SERIAL_CONTROL(mp->port_num));
2570 if (pscr & SERIAL_PORT_ENABLE) {
2571 pscr &= ~SERIAL_PORT_ENABLE;
2572 wrl(mp, PORT_SERIAL_CONTROL(mp->port_num), pscr);
2573 }
2574
2575 pscr = MAX_RX_PACKET_9700BYTE | SERIAL_PORT_CONTROL_RESERVED;
ed94493f 2576 if (mp->phy == NULL) {
81600eea
LB		 2577 pscr |= DISABLE_AUTO_NEG_SPEED_GMII;
2578 if (speed == SPEED_1000)
2579 pscr |= SET_GMII_SPEED_TO_1000;
2580 else if (speed == SPEED_100)
2581 pscr |= SET_MII_SPEED_TO_100;
2582
2583 pscr |= DISABLE_AUTO_NEG_FOR_FLOW_CTRL;
2584
2585 pscr |= DISABLE_AUTO_NEG_FOR_DUPLEX;
2586 if (duplex == DUPLEX_FULL)
2587 pscr |= SET_FULL_DUPLEX_MODE;
2588 }
2589
2590 wrl(mp, PORT_SERIAL_CONTROL(mp->port_num), pscr);
2591}
2592
c9df406f 2593static int mv643xx_eth_probe(struct platform_device *pdev)
1da177e4 2594{
c9df406f 2595 struct mv643xx_eth_platform_data *pd;
e5371493 2596 struct mv643xx_eth_private *mp;
c9df406f 2597 struct net_device *dev;
c9df406f 2598 struct resource *res;
fc32b0e2 2599 int err;
1da177e4 2600
c9df406f
LB		 2601 pd = pdev->dev.platform_data;
2602 if (pd == NULL) {
fc32b0e2
LB		 2603 dev_printk(KERN_ERR, &pdev->dev,
2604 "no mv643xx_eth_platform_data\n");
c9df406f
LB		 2605 return -ENODEV;
2606 }
1da177e4 2607
c9df406f 2608 if (pd->shared == NULL) {
fc32b0e2
LB		 2609 dev_printk(KERN_ERR, &pdev->dev,
2610 "no mv643xx_eth_platform_data->shared\n");
c9df406f
LB		 2611 return -ENODEV;
2612 }
8f518703 2613
e5ef1de1 2614 dev = alloc_etherdev_mq(sizeof(struct mv643xx_eth_private), 8);
c9df406f
LB		 2615 if (!dev)
2616 return -ENOMEM;
1da177e4 2617
c9df406f 2618 mp = netdev_priv(dev);
fc32b0e2
LB		 2619 platform_set_drvdata(pdev, mp);
2620
2621 mp->shared = platform_get_drvdata(pd->shared);
2622 mp->port_num = pd->port_number;
2623
c9df406f 2624 mp->dev = dev;
78fff83b 2625
fc32b0e2 2626 set_params(mp, pd);
e5ef1de1 2627 dev->real_num_tx_queues = mp->txq_count;
fc32b0e2 2628
ed94493f
LB		 2629 if (pd->phy_addr != MV643XX_ETH_PHY_NONE)
2630 mp->phy = phy_scan(mp, pd->phy_addr);
bedfe324 2631
ed94493f
LB		 2632 if (mp->phy != NULL) {
2633 phy_init(mp, pd->speed, pd->duplex);
bedfe324
LB		 2634 SET_ETHTOOL_OPS(dev, &mv643xx_eth_ethtool_ops);
2635 } else {
2636 SET_ETHTOOL_OPS(dev, &mv643xx_eth_ethtool_ops_phyless);
2637 }
ed94493f 2638
81600eea 2639 init_pscr(mp, pd->speed, pd->duplex);
fc32b0e2 2640
4ff3495a
LB		 2641
2642 mib_counters_clear(mp);
2643
2644 init_timer(&mp->mib_counters_timer);
2645 mp->mib_counters_timer.data = (unsigned long)mp;
2646 mp->mib_counters_timer.function = mib_counters_timer_wrapper;
2647 mp->mib_counters_timer.expires = jiffies + 30 * HZ;
2648 add_timer(&mp->mib_counters_timer);
2649
2650 spin_lock_init(&mp->mib_counters_lock);
2651
2652 INIT_WORK(&mp->tx_timeout_task, tx_timeout_task);
2653
2257e05c
LB		 2654 netif_napi_add(dev, &mp->napi, mv643xx_eth_poll, 128);
2655
2656 init_timer(&mp->rx_oom);
2657 mp->rx_oom.data = (unsigned long)mp;
2658 mp->rx_oom.function = oom_timer_wrapper;
2659
fc32b0e2 2660
c9df406f
LB		 2661 res = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
2662 BUG_ON(!res);
2663 dev->irq = res->start;
1da177e4 2664
8fd89211 2665 dev->get_stats = mv643xx_eth_get_stats;
fc32b0e2 2666 dev->hard_start_xmit = mv643xx_eth_xmit;
c9df406f
LB		 2667 dev->open = mv643xx_eth_open;
2668 dev->stop = mv643xx_eth_stop;
c9df406f 2669 dev->set_multicast_list = mv643xx_eth_set_rx_mode;
fc32b0e2
LB		 2670 dev->set_mac_address = mv643xx_eth_set_mac_address;
2671 dev->do_ioctl = mv643xx_eth_ioctl;
2672 dev->change_mtu = mv643xx_eth_change_mtu;
c9df406f 2673 dev->tx_timeout = mv643xx_eth_tx_timeout;
c9df406f 2674#ifdef CONFIG_NET_POLL_CONTROLLER
e5371493 2675 dev->poll_controller = mv643xx_eth_netpoll;
c9df406f 2676#endif
c9df406f
LB		 2677 dev->watchdog_timeo = 2 * HZ;
2678 dev->base_addr = 0;
1da177e4 2679
c9df406f 2680 dev->features = NETIF_F_SG | NETIF_F_IP_CSUM;
e32b6617 2681 dev->vlan_features = NETIF_F_SG | NETIF_F_IP_CSUM;
1da177e4 2682
fc32b0e2 2683 SET_NETDEV_DEV(dev, &pdev->dev);
8f518703 2684
c9df406f 2685 if (mp->shared->win_protect)
fc32b0e2 2686 wrl(mp, WINDOW_PROTECT(mp->port_num), mp->shared->win_protect);
1da177e4 2687
c9df406f
LB		 2688 err = register_netdev(dev);
2689 if (err)
2690 goto out;
1da177e4 2691
e174961c
JB		 2692 dev_printk(KERN_NOTICE, &dev->dev, "port %d with MAC address %pM\n",
2693 mp->port_num, dev->dev_addr);
1da177e4 2694
13d64285 2695 if (mp->tx_desc_sram_size > 0)
fc32b0e2 2696 dev_printk(KERN_NOTICE, &dev->dev, "configured with sram\n");
1da177e4 2697
c9df406f 2698 return 0;
1da177e4 2699
c9df406f
LB		 2700out:
2701 free_netdev(dev);
1da177e4 2702
c9df406f 2703 return err;
1da177e4
LT		 2704}
2705
c9df406f 2706static int mv643xx_eth_remove(struct platform_device *pdev)
1da177e4 2707{
fc32b0e2 2708 struct mv643xx_eth_private *mp = platform_get_drvdata(pdev);
1da177e4 2709
fc32b0e2 2710 unregister_netdev(mp->dev);
ed94493f
LB		 2711 if (mp->phy != NULL)
2712 phy_detach(mp->phy);
c9df406f 2713 flush_scheduled_work();
fc32b0e2 2714 free_netdev(mp->dev);
c9df406f 2715
c9df406f 2716 platform_set_drvdata(pdev, NULL);
fc32b0e2 2717
c9df406f 2718 return 0;
1da177e4
LT		 2719}
2720
c9df406f 2721static void mv643xx_eth_shutdown(struct platform_device *pdev)
d0412d96 2722{
fc32b0e2 2723 struct mv643xx_eth_private *mp = platform_get_drvdata(pdev);
d0412d96 2724
c9df406f 2725 /* Mask all interrupts on ethernet port */
fc32b0e2
LB		 2726 wrl(mp, INT_MASK(mp->port_num), 0);
2727 rdl(mp, INT_MASK(mp->port_num));
c9df406f 2728
fc32b0e2
LB		 2729 if (netif_running(mp->dev))
2730 port_reset(mp);
d0412d96
JC		 2731}
2732
c9df406f 2733static struct platform_driver mv643xx_eth_driver = {
fc32b0e2
LB		 2734 .probe = mv643xx_eth_probe,
2735 .remove = mv643xx_eth_remove,
2736 .shutdown = mv643xx_eth_shutdown,
c9df406f 2737 .driver = {
fc32b0e2 2738 .name = MV643XX_ETH_NAME,
c9df406f
LB		 2739 .owner = THIS_MODULE,
2740 },
2741};
2742
e5371493 2743static int __init mv643xx_eth_init_module(void)
d0412d96 2744{
c9df406f 2745 int rc;
d0412d96 2746
c9df406f
LB		 2747 rc = platform_driver_register(&mv643xx_eth_shared_driver);
2748 if (!rc) {
2749 rc = platform_driver_register(&mv643xx_eth_driver);
2750 if (rc)
2751 platform_driver_unregister(&mv643xx_eth_shared_driver);
2752 }
fc32b0e2 2753
c9df406f 2754 return rc;
d0412d96 2755}
fc32b0e2 2756module_init(mv643xx_eth_init_module);
d0412d96 2757
e5371493 2758static void __exit mv643xx_eth_cleanup_module(void)
d0412d96 2759{
c9df406f
LB		 2760 platform_driver_unregister(&mv643xx_eth_driver);
2761 platform_driver_unregister(&mv643xx_eth_shared_driver);
d0412d96 2762}
e5371493 2763module_exit(mv643xx_eth_cleanup_module);
1da177e4 2764
45675bc6
LB		 2765MODULE_AUTHOR("Rabeeh Khoury, Assaf Hoffman, Matthew Dharm, "
2766 "Manish Lachwani, Dale Farnsworth and Lennert Buytenhek");
c9df406f 2767MODULE_DESCRIPTION("Ethernet driver for Marvell MV643XX");
fc32b0e2 2768MODULE_LICENSE("GPL");
c9df406f 2769MODULE_ALIAS("platform:" MV643XX_ETH_SHARED_NAME);
fc32b0e2 2770MODULE_ALIAS("platform:" MV643XX_ETH_NAME);
Linux 6.x block layer and io_uring tree(s)