projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ixgbe: move all Rx DMA control register writes to one central location
[linux-2.6-block.git] / drivers / net / ixgbe / ixgbe_main.c
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
8c47eaa7 4 Copyright(c) 1999 - 2010 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#include <linux/types.h>
29#include <linux/module.h>
30#include <linux/pci.h>
31#include <linux/netdevice.h>
32#include <linux/vmalloc.h>
33#include <linux/string.h>
34#include <linux/in.h>
35#include <linux/ip.h>
36#include <linux/tcp.h>
60127865 37#include <linux/pkt_sched.h>
9a799d71 38#include <linux/ipv6.h>
5a0e3ad6 39#include <linux/slab.h>
9a799d71
AK		 40#include <net/checksum.h>
41#include <net/ip6_checksum.h>
42#include <linux/ethtool.h>
43#include <linux/if_vlan.h>
eacd73f7 44#include <scsi/fc/fc_fcoe.h>
9a799d71
AK		 45
46#include "ixgbe.h"
47#include "ixgbe_common.h"
ee5f784a 48#include "ixgbe_dcb_82599.h"
1cdd1ec8 49#include "ixgbe_sriov.h"
9a799d71
AK		 50
51char ixgbe_driver_name[] = "ixgbe";
9c8eb720 52static const char ixgbe_driver_string[] =
b4617240 53 "Intel(R) 10 Gigabit PCI Express Network Driver";
9a799d71 54
99faf68e 55#define DRV_VERSION "2.0.84-k2"
9c8eb720 56const char ixgbe_driver_version[] = DRV_VERSION;
8c47eaa7 57static char ixgbe_copyright[] = "Copyright (c) 1999-2010 Intel Corporation.";
9a799d71
AK		 58
59static const struct ixgbe_info *ixgbe_info_tbl[] = {
b4617240 60 [board_82598] = &ixgbe_82598_info,
e8e26350 61 [board_82599] = &ixgbe_82599_info,
9a799d71
AK		 62};
63
64/* ixgbe_pci_tbl - PCI Device ID Table
65 *
66 * Wildcard entries (PCI_ANY_ID) should come last
67 * Last entry must be all 0s
68 *
69 * { Vendor ID, Device ID, SubVendor ID, SubDevice ID,
70 * Class, Class Mask, private data (not used) }
71 */
a3aa1884 72static DEFINE_PCI_DEVICE_TABLE(ixgbe_pci_tbl) = {
1e336d0f
DS		 73 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598),
74 board_82598 },
9a799d71 75 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_DUAL_PORT),
3957d63d 76 board_82598 },
9a799d71 77 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AF_SINGLE_PORT),
3957d63d 78 board_82598 },
0befdb3e
JB		 79 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT),
80 board_82598 },
3845bec0
PWJ		 81 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598AT2),
82 board_82598 },
9a799d71 83 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_CX4),
3957d63d 84 board_82598 },
8d792cd9
JB		 85 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_CX4_DUAL_PORT),
86 board_82598 },
c4900be0
DS		 87 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_DA_DUAL_PORT),
88 board_82598 },
89 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM),
90 board_82598 },
b95f5fcb
JB		 91 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_XF_LR),
92 board_82598 },
c4900be0
DS		 93 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598EB_SFP_LOM),
94 board_82598 },
2f21bdd3
DS		 95 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82598_BX),
96 board_82598 },
e8e26350
PW		 97 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4),
98 board_82599 },
1fcf03e6
PWJ		 99 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_XAUI_LOM),
100 board_82599 },
74757d49
DS		 101 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KR),
102 board_82599 },
e8e26350
PW		 103 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP),
104 board_82599 },
38ad1c8e
DS		 105 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_SFP_EM),
106 board_82599 },
dbfec662
DS		 107 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_KX4_MEZZ),
108 board_82599 },
8911184f
PWJ		 109 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_CX4),
110 board_82599 },
119fc60a
MC		 111 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_T3_LOM),
112 board_82599 },
312eb931
DS		 113 {PCI_VDEVICE(INTEL, IXGBE_DEV_ID_82599_COMBO_BACKPLANE),
114 board_82599 },
9a799d71
AK		 115
116 /* required last entry */
117 {0, }
118};
119MODULE_DEVICE_TABLE(pci, ixgbe_pci_tbl);
120
5dd2d332 121#ifdef CONFIG_IXGBE_DCA
bd0362dd 122static int ixgbe_notify_dca(struct notifier_block *, unsigned long event,
b4617240 123 void *p);
bd0362dd
JC		 124static struct notifier_block dca_notifier = {
125 .notifier_call = ixgbe_notify_dca,
126 .next = NULL,
127 .priority = 0
128};
129#endif
130
1cdd1ec8
GR		 131#ifdef CONFIG_PCI_IOV
132static unsigned int max_vfs;
133module_param(max_vfs, uint, 0);
134MODULE_PARM_DESC(max_vfs, "Maximum number of virtual functions to allocate "
135 "per physical function");
136#endif /* CONFIG_PCI_IOV */
137
9a799d71
AK		 138MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
139MODULE_DESCRIPTION("Intel(R) 10 Gigabit PCI Express Network Driver");
140MODULE_LICENSE("GPL");
141MODULE_VERSION(DRV_VERSION);
142
143#define DEFAULT_DEBUG_LEVEL_SHIFT 3
144
1cdd1ec8
GR		 145static inline void ixgbe_disable_sriov(struct ixgbe_adapter *adapter)
146{
147 struct ixgbe_hw *hw = &adapter->hw;
148 u32 gcr;
149 u32 gpie;
150 u32 vmdctl;
151
152#ifdef CONFIG_PCI_IOV
153 /* disable iov and allow time for transactions to clear */
154 pci_disable_sriov(adapter->pdev);
155#endif
156
157 /* turn off device IOV mode */
158 gcr = IXGBE_READ_REG(hw, IXGBE_GCR_EXT);
159 gcr &= ~(IXGBE_GCR_EXT_SRIOV);
160 IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, gcr);
161 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
162 gpie &= ~IXGBE_GPIE_VTMODE_MASK;
163 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
164
165 /* set default pool back to 0 */
166 vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
167 vmdctl &= ~IXGBE_VT_CTL_POOL_MASK;
168 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl);
169
170 /* take a breather then clean up driver data */
171 msleep(100);
172 if (adapter->vfinfo)
173 kfree(adapter->vfinfo);
174 adapter->vfinfo = NULL;
175
176 adapter->num_vfs = 0;
177 adapter->flags &= ~IXGBE_FLAG_SRIOV_ENABLED;
178}
179
dcd79aeb
TI		 180struct ixgbe_reg_info {
181 u32 ofs;
182 char *name;
183};
184
185static const struct ixgbe_reg_info ixgbe_reg_info_tbl[] = {
186
187 /* General Registers */
188 {IXGBE_CTRL, "CTRL"},
189 {IXGBE_STATUS, "STATUS"},
190 {IXGBE_CTRL_EXT, "CTRL_EXT"},
191
192 /* Interrupt Registers */
193 {IXGBE_EICR, "EICR"},
194
195 /* RX Registers */
196 {IXGBE_SRRCTL(0), "SRRCTL"},
197 {IXGBE_DCA_RXCTRL(0), "DRXCTL"},
198 {IXGBE_RDLEN(0), "RDLEN"},
199 {IXGBE_RDH(0), "RDH"},
200 {IXGBE_RDT(0), "RDT"},
201 {IXGBE_RXDCTL(0), "RXDCTL"},
202 {IXGBE_RDBAL(0), "RDBAL"},
203 {IXGBE_RDBAH(0), "RDBAH"},
204
205 /* TX Registers */
206 {IXGBE_TDBAL(0), "TDBAL"},
207 {IXGBE_TDBAH(0), "TDBAH"},
208 {IXGBE_TDLEN(0), "TDLEN"},
209 {IXGBE_TDH(0), "TDH"},
210 {IXGBE_TDT(0), "TDT"},
211 {IXGBE_TXDCTL(0), "TXDCTL"},
212
213 /* List Terminator */
214 {}
215};
216
217
218/*
219 * ixgbe_regdump - register printout routine
220 */
221static void ixgbe_regdump(struct ixgbe_hw *hw, struct ixgbe_reg_info *reginfo)
222{
223 int i = 0, j = 0;
224 char rname[16];
225 u32 regs[64];
226
227 switch (reginfo->ofs) {
228 case IXGBE_SRRCTL(0):
229 for (i = 0; i < 64; i++)
230 regs[i] = IXGBE_READ_REG(hw, IXGBE_SRRCTL(i));
231 break;
232 case IXGBE_DCA_RXCTRL(0):
233 for (i = 0; i < 64; i++)
234 regs[i] = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
235 break;
236 case IXGBE_RDLEN(0):
237 for (i = 0; i < 64; i++)
238 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDLEN(i));
239 break;
240 case IXGBE_RDH(0):
241 for (i = 0; i < 64; i++)
242 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDH(i));
243 break;
244 case IXGBE_RDT(0):
245 for (i = 0; i < 64; i++)
246 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDT(i));
247 break;
248 case IXGBE_RXDCTL(0):
249 for (i = 0; i < 64; i++)
250 regs[i] = IXGBE_READ_REG(hw, IXGBE_RXDCTL(i));
251 break;
252 case IXGBE_RDBAL(0):
253 for (i = 0; i < 64; i++)
254 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAL(i));
255 break;
256 case IXGBE_RDBAH(0):
257 for (i = 0; i < 64; i++)
258 regs[i] = IXGBE_READ_REG(hw, IXGBE_RDBAH(i));
259 break;
260 case IXGBE_TDBAL(0):
261 for (i = 0; i < 64; i++)
262 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAL(i));
263 break;
264 case IXGBE_TDBAH(0):
265 for (i = 0; i < 64; i++)
266 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDBAH(i));
267 break;
268 case IXGBE_TDLEN(0):
269 for (i = 0; i < 64; i++)
270 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDLEN(i));
271 break;
272 case IXGBE_TDH(0):
273 for (i = 0; i < 64; i++)
274 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDH(i));
275 break;
276 case IXGBE_TDT(0):
277 for (i = 0; i < 64; i++)
278 regs[i] = IXGBE_READ_REG(hw, IXGBE_TDT(i));
279 break;
280 case IXGBE_TXDCTL(0):
281 for (i = 0; i < 64; i++)
282 regs[i] = IXGBE_READ_REG(hw, IXGBE_TXDCTL(i));
283 break;
284 default:
285 printk(KERN_INFO "%-15s %08x\n", reginfo->name,
286 IXGBE_READ_REG(hw, reginfo->ofs));
287 return;
288 }
289
290 for (i = 0; i < 8; i++) {
291 snprintf(rname, 16, "%s[%d-%d]", reginfo->name, i*8, i*8+7);
292 printk(KERN_ERR "%-15s ", rname);
293 for (j = 0; j < 8; j++)
294 printk(KERN_CONT "%08x ", regs[i*8+j]);
295 printk(KERN_CONT "\n");
296 }
297
298}
299
300/*
301 * ixgbe_dump - Print registers, tx-rings and rx-rings
302 */
303static void ixgbe_dump(struct ixgbe_adapter *adapter)
304{
305 struct net_device *netdev = adapter->netdev;
306 struct ixgbe_hw *hw = &adapter->hw;
307 struct ixgbe_reg_info *reginfo;
308 int n = 0;
309 struct ixgbe_ring *tx_ring;
310 struct ixgbe_tx_buffer *tx_buffer_info;
311 union ixgbe_adv_tx_desc *tx_desc;
312 struct my_u0 { u64 a; u64 b; } *u0;
313 struct ixgbe_ring *rx_ring;
314 union ixgbe_adv_rx_desc *rx_desc;
315 struct ixgbe_rx_buffer *rx_buffer_info;
316 u32 staterr;
317 int i = 0;
318
319 if (!netif_msg_hw(adapter))
320 return;
321
322 /* Print netdevice Info */
323 if (netdev) {
324 dev_info(&adapter->pdev->dev, "Net device Info\n");
325 printk(KERN_INFO "Device Name state "
326 "trans_start last_rx\n");
327 printk(KERN_INFO "%-15s %016lX %016lX %016lX\n",
328 netdev->name,
329 netdev->state,
330 netdev->trans_start,
331 netdev->last_rx);
332 }
333
334 /* Print Registers */
335 dev_info(&adapter->pdev->dev, "Register Dump\n");
336 printk(KERN_INFO " Register Name Value\n");
337 for (reginfo = (struct ixgbe_reg_info *)ixgbe_reg_info_tbl;
338 reginfo->name; reginfo++) {
339 ixgbe_regdump(hw, reginfo);
340 }
341
342 /* Print TX Ring Summary */
343 if (!netdev || !netif_running(netdev))
344 goto exit;
345
346 dev_info(&adapter->pdev->dev, "TX Rings Summary\n");
347 printk(KERN_INFO "Queue [NTU] [NTC] [bi(ntc)->dma ] "
348 "leng ntw timestamp\n");
349 for (n = 0; n < adapter->num_tx_queues; n++) {
350 tx_ring = adapter->tx_ring[n];
351 tx_buffer_info =
352 &tx_ring->tx_buffer_info[tx_ring->next_to_clean];
353 printk(KERN_INFO " %5d %5X %5X %016llX %04X %3X %016llX\n",
354 n, tx_ring->next_to_use, tx_ring->next_to_clean,
355 (u64)tx_buffer_info->dma,
356 tx_buffer_info->length,
357 tx_buffer_info->next_to_watch,
358 (u64)tx_buffer_info->time_stamp);
359 }
360
361 /* Print TX Rings */
362 if (!netif_msg_tx_done(adapter))
363 goto rx_ring_summary;
364
365 dev_info(&adapter->pdev->dev, "TX Rings Dump\n");
366
367 /* Transmit Descriptor Formats
368 *
369 * Advanced Transmit Descriptor
370 * +--------------------------------------------------------------+
371 * 0 | Buffer Address [63:0] |
372 * +--------------------------------------------------------------+
373 * 8 | PAYLEN | PORTS | IDX | STA | DCMD |DTYP | RSV | DTALEN |
374 * +--------------------------------------------------------------+
375 * 63 46 45 40 39 36 35 32 31 24 23 20 19 0
376 */
377
378 for (n = 0; n < adapter->num_tx_queues; n++) {
379 tx_ring = adapter->tx_ring[n];
380 printk(KERN_INFO "------------------------------------\n");
381 printk(KERN_INFO "TX QUEUE INDEX = %d\n", tx_ring->queue_index);
382 printk(KERN_INFO "------------------------------------\n");
383 printk(KERN_INFO "T [desc] [address 63:0 ] "
384 "[PlPOIdStDDt Ln] [bi->dma ] "
385 "leng ntw timestamp bi->skb\n");
386
387 for (i = 0; tx_ring->desc && (i < tx_ring->count); i++) {
388 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i);
389 tx_buffer_info = &tx_ring->tx_buffer_info[i];
390 u0 = (struct my_u0 *)tx_desc;
391 printk(KERN_INFO "T [0x%03X] %016llX %016llX %016llX"
392 " %04X %3X %016llX %p", i,
393 le64_to_cpu(u0->a),
394 le64_to_cpu(u0->b),
395 (u64)tx_buffer_info->dma,
396 tx_buffer_info->length,
397 tx_buffer_info->next_to_watch,
398 (u64)tx_buffer_info->time_stamp,
399 tx_buffer_info->skb);
400 if (i == tx_ring->next_to_use &&
401 i == tx_ring->next_to_clean)
402 printk(KERN_CONT " NTC/U\n");
403 else if (i == tx_ring->next_to_use)
404 printk(KERN_CONT " NTU\n");
405 else if (i == tx_ring->next_to_clean)
406 printk(KERN_CONT " NTC\n");
407 else
408 printk(KERN_CONT "\n");
409
410 if (netif_msg_pktdata(adapter) &&
411 tx_buffer_info->dma != 0)
412 print_hex_dump(KERN_INFO, "",
413 DUMP_PREFIX_ADDRESS, 16, 1,
414 phys_to_virt(tx_buffer_info->dma),
415 tx_buffer_info->length, true);
416 }
417 }
418
419 /* Print RX Rings Summary */
420rx_ring_summary:
421 dev_info(&adapter->pdev->dev, "RX Rings Summary\n");
422 printk(KERN_INFO "Queue [NTU] [NTC]\n");
423 for (n = 0; n < adapter->num_rx_queues; n++) {
424 rx_ring = adapter->rx_ring[n];
425 printk(KERN_INFO "%5d %5X %5X\n", n,
426 rx_ring->next_to_use, rx_ring->next_to_clean);
427 }
428
429 /* Print RX Rings */
430 if (!netif_msg_rx_status(adapter))
431 goto exit;
432
433 dev_info(&adapter->pdev->dev, "RX Rings Dump\n");
434
435 /* Advanced Receive Descriptor (Read) Format
436 * 63 1 0
437 * +-----------------------------------------------------+
438 * 0 | Packet Buffer Address [63:1] |A0/NSE|
439 * +----------------------------------------------+------+
440 * 8 | Header Buffer Address [63:1] | DD |
441 * +-----------------------------------------------------+
442 *
443 *
444 * Advanced Receive Descriptor (Write-Back) Format
445 *
446 * 63 48 47 32 31 30 21 20 16 15 4 3 0
447 * +------------------------------------------------------+
448 * 0 | Packet IP |SPH| HDR_LEN | RSV|Packet| RSS |
449 * | Checksum Ident | | | | Type | Type |
450 * +------------------------------------------------------+
451 * 8 | VLAN Tag | Length | Extended Error | Extended Status |
452 * +------------------------------------------------------+
453 * 63 48 47 32 31 20 19 0
454 */
455 for (n = 0; n < adapter->num_rx_queues; n++) {
456 rx_ring = adapter->rx_ring[n];
457 printk(KERN_INFO "------------------------------------\n");
458 printk(KERN_INFO "RX QUEUE INDEX = %d\n", rx_ring->queue_index);
459 printk(KERN_INFO "------------------------------------\n");
460 printk(KERN_INFO "R [desc] [ PktBuf A0] "
461 "[ HeadBuf DD] [bi->dma ] [bi->skb] "
462 "<-- Adv Rx Read format\n");
463 printk(KERN_INFO "RWB[desc] [PcsmIpSHl PtRs] "
464 "[vl er S cks ln] ---------------- [bi->skb] "
465 "<-- Adv Rx Write-Back format\n");
466
467 for (i = 0; i < rx_ring->count; i++) {
468 rx_buffer_info = &rx_ring->rx_buffer_info[i];
469 rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i);
470 u0 = (struct my_u0 *)rx_desc;
471 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
472 if (staterr & IXGBE_RXD_STAT_DD) {
473 /* Descriptor Done */
474 printk(KERN_INFO "RWB[0x%03X] %016llX "
475 "%016llX ---------------- %p", i,
476 le64_to_cpu(u0->a),
477 le64_to_cpu(u0->b),
478 rx_buffer_info->skb);
479 } else {
480 printk(KERN_INFO "R [0x%03X] %016llX "
481 "%016llX %016llX %p", i,
482 le64_to_cpu(u0->a),
483 le64_to_cpu(u0->b),
484 (u64)rx_buffer_info->dma,
485 rx_buffer_info->skb);
486
487 if (netif_msg_pktdata(adapter)) {
488 print_hex_dump(KERN_INFO, "",
489 DUMP_PREFIX_ADDRESS, 16, 1,
490 phys_to_virt(rx_buffer_info->dma),
491 rx_ring->rx_buf_len, true);
492
493 if (rx_ring->rx_buf_len
494 < IXGBE_RXBUFFER_2048)
495 print_hex_dump(KERN_INFO, "",
496 DUMP_PREFIX_ADDRESS, 16, 1,
497 phys_to_virt(
498 rx_buffer_info->page_dma +
499 rx_buffer_info->page_offset
500 ),
501 PAGE_SIZE/2, true);
502 }
503 }
504
505 if (i == rx_ring->next_to_use)
506 printk(KERN_CONT " NTU\n");
507 else if (i == rx_ring->next_to_clean)
508 printk(KERN_CONT " NTC\n");
509 else
510 printk(KERN_CONT "\n");
511
512 }
513 }
514
515exit:
516 return;
517}
518
5eba3699
AV		 519static void ixgbe_release_hw_control(struct ixgbe_adapter *adapter)
520{
521 u32 ctrl_ext;
522
523 /* Let firmware take over control of h/w */
524 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
525 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
b4617240 526 ctrl_ext & ~IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699
AV		 527}
528
529static void ixgbe_get_hw_control(struct ixgbe_adapter *adapter)
530{
531 u32 ctrl_ext;
532
533 /* Let firmware know the driver has taken over */
534 ctrl_ext = IXGBE_READ_REG(&adapter->hw, IXGBE_CTRL_EXT);
535 IXGBE_WRITE_REG(&adapter->hw, IXGBE_CTRL_EXT,
b4617240 536 ctrl_ext | IXGBE_CTRL_EXT_DRV_LOAD);
5eba3699 537}
9a799d71 538
e8e26350
PW		 539/*
540 * ixgbe_set_ivar - set the IVAR registers, mapping interrupt causes to vectors
541 * @adapter: pointer to adapter struct
542 * @direction: 0 for Rx, 1 for Tx, -1 for other causes
543 * @queue: queue to map the corresponding interrupt to
544 * @msix_vector: the vector to map to the corresponding queue
545 *
546 */
547static void ixgbe_set_ivar(struct ixgbe_adapter *adapter, s8 direction,
548 u8 queue, u8 msix_vector)
9a799d71
AK		 549{
550 u32 ivar, index;
e8e26350
PW		 551 struct ixgbe_hw *hw = &adapter->hw;
552 switch (hw->mac.type) {
553 case ixgbe_mac_82598EB:
554 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
555 if (direction == -1)
556 direction = 0;
557 index = (((direction * 64) + queue) >> 2) & 0x1F;
558 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(index));
559 ivar &= ~(0xFF << (8 * (queue & 0x3)));
560 ivar |= (msix_vector << (8 * (queue & 0x3)));
561 IXGBE_WRITE_REG(hw, IXGBE_IVAR(index), ivar);
562 break;
563 case ixgbe_mac_82599EB:
564 if (direction == -1) {
565 /* other causes */
566 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
567 index = ((queue & 1) * 8);
568 ivar = IXGBE_READ_REG(&adapter->hw, IXGBE_IVAR_MISC);
569 ivar &= ~(0xFF << index);
570 ivar |= (msix_vector << index);
571 IXGBE_WRITE_REG(&adapter->hw, IXGBE_IVAR_MISC, ivar);
572 break;
573 } else {
574 /* tx or rx causes */
575 msix_vector |= IXGBE_IVAR_ALLOC_VAL;
576 index = ((16 * (queue & 1)) + (8 * direction));
577 ivar = IXGBE_READ_REG(hw, IXGBE_IVAR(queue >> 1));
578 ivar &= ~(0xFF << index);
579 ivar |= (msix_vector << index);
580 IXGBE_WRITE_REG(hw, IXGBE_IVAR(queue >> 1), ivar);
581 break;
582 }
583 default:
584 break;
585 }
9a799d71
AK		 586}
587
fe49f04a
AD		 588static inline void ixgbe_irq_rearm_queues(struct ixgbe_adapter *adapter,
589 u64 qmask)
590{
591 u32 mask;
592
593 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
594 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
595 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS, mask);
596 } else {
597 mask = (qmask & 0xFFFFFFFF);
598 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(0), mask);
599 mask = (qmask >> 32);
600 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EICS_EX(1), mask);
601 }
602}
603
9a799d71 604static void ixgbe_unmap_and_free_tx_resource(struct ixgbe_adapter *adapter,
b4617240
PW		 605 struct ixgbe_tx_buffer
606 *tx_buffer_info)
9a799d71 607{
e5a43549
AD		 608 if (tx_buffer_info->dma) {
609 if (tx_buffer_info->mapped_as_page)
1b507730 610 dma_unmap_page(&adapter->pdev->dev,
e5a43549
AD		 611 tx_buffer_info->dma,
612 tx_buffer_info->length,
1b507730 613 DMA_TO_DEVICE);
e5a43549 614 else
1b507730 615 dma_unmap_single(&adapter->pdev->dev,
e5a43549
AD		 616 tx_buffer_info->dma,
617 tx_buffer_info->length,
1b507730 618 DMA_TO_DEVICE);
e5a43549
AD		 619 tx_buffer_info->dma = 0;
620 }
9a799d71
AK		 621 if (tx_buffer_info->skb) {
622 dev_kfree_skb_any(tx_buffer_info->skb);
623 tx_buffer_info->skb = NULL;
624 }
44df32c5 625 tx_buffer_info->time_stamp = 0;
9a799d71
AK		 626 /* tx_buffer_info must be completely set up in the transmit path */
627}
628
26f23d82 629/**
7483d9dd 630 * ixgbe_tx_xon_state - check the tx ring xon state
26f23d82
YZ		 631 * @adapter: the ixgbe adapter
632 * @tx_ring: the corresponding tx_ring
633 *
634 * If not in DCB mode, checks TFCS.TXOFF, otherwise, find out the
635 * corresponding TC of this tx_ring when checking TFCS.
636 *
7483d9dd 637 * Returns : true if in xon state (currently not paused)
26f23d82 638 */
7483d9dd 639static inline bool ixgbe_tx_xon_state(struct ixgbe_adapter *adapter,
26f23d82
YZ		 640 struct ixgbe_ring *tx_ring)
641{
26f23d82
YZ		 642 u32 txoff = IXGBE_TFCS_TXOFF;
643
644#ifdef CONFIG_IXGBE_DCB
ca739481 645 if (adapter->dcb_cfg.pfc_mode_enable) {
30b76832 646 int tc;
26f23d82
YZ		 647 int reg_idx = tx_ring->reg_idx;
648 int dcb_i = adapter->ring_feature[RING_F_DCB].indices;
649
6837e895
PW		 650 switch (adapter->hw.mac.type) {
651 case ixgbe_mac_82598EB:
26f23d82
YZ		 652 tc = reg_idx >> 2;
653 txoff = IXGBE_TFCS_TXOFF0;
6837e895
PW		 654 break;
655 case ixgbe_mac_82599EB:
26f23d82
YZ		 656 tc = 0;
657 txoff = IXGBE_TFCS_TXOFF;
658 if (dcb_i == 8) {
659 /* TC0, TC1 */
660 tc = reg_idx >> 5;
661 if (tc == 2) /* TC2, TC3 */
662 tc += (reg_idx - 64) >> 4;
663 else if (tc == 3) /* TC4, TC5, TC6, TC7 */
664 tc += 1 + ((reg_idx - 96) >> 3);
665 } else if (dcb_i == 4) {
666 /* TC0, TC1 */
667 tc = reg_idx >> 6;
668 if (tc == 1) {
669 tc += (reg_idx - 64) >> 5;
670 if (tc == 2) /* TC2, TC3 */
671 tc += (reg_idx - 96) >> 4;
672 }
673 }
6837e895
PW		 674 break;
675 default:
676 tc = 0;
26f23d82
YZ		 677 }
678 txoff <<= tc;
679 }
680#endif
681 return IXGBE_READ_REG(&adapter->hw, IXGBE_TFCS) & txoff;
682}
683
9a799d71 684static inline bool ixgbe_check_tx_hang(struct ixgbe_adapter *adapter,
b4617240
PW		 685 struct ixgbe_ring *tx_ring,
686 unsigned int eop)
9a799d71 687{
e01c31a5 688 struct ixgbe_hw *hw = &adapter->hw;
e01c31a5 689
9a799d71 690 /* Detect a transmit hang in hardware, this serializes the
e01c31a5 691 * check with the clearing of time_stamp and movement of eop */
9a799d71 692 adapter->detect_tx_hung = false;
44df32c5 693 if (tx_ring->tx_buffer_info[eop].time_stamp &&
9a799d71 694 time_after(jiffies, tx_ring->tx_buffer_info[eop].time_stamp + HZ) &&
7483d9dd 695 ixgbe_tx_xon_state(adapter, tx_ring)) {
9a799d71 696 /* detected Tx unit hang */
e01c31a5
JB		 697 union ixgbe_adv_tx_desc *tx_desc;
698 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop);
396e799c 699 e_err(drv, "Detected Tx Unit Hang\n"
849c4542
ET		 700 " Tx Queue <%d>\n"
701 " TDH, TDT <%x>, <%x>\n"
702 " next_to_use <%x>\n"
703 " next_to_clean <%x>\n"
704 "tx_buffer_info[next_to_clean]\n"
705 " time_stamp <%lx>\n"
706 " jiffies <%lx>\n",
707 tx_ring->queue_index,
708 IXGBE_READ_REG(hw, tx_ring->head),
709 IXGBE_READ_REG(hw, tx_ring->tail),
710 tx_ring->next_to_use, eop,
711 tx_ring->tx_buffer_info[eop].time_stamp, jiffies);
9a799d71
AK		 712 return true;
713 }
714
715 return false;
716}
717
b4617240
PW		 718#define IXGBE_MAX_TXD_PWR 14
719#define IXGBE_MAX_DATA_PER_TXD (1 << IXGBE_MAX_TXD_PWR)
e092be60
AV		 720
721/* Tx Descriptors needed, worst case */
722#define TXD_USE_COUNT(S) (((S) >> IXGBE_MAX_TXD_PWR) + \
723 (((S) & (IXGBE_MAX_DATA_PER_TXD - 1)) ? 1 : 0))
724#define DESC_NEEDED (TXD_USE_COUNT(IXGBE_MAX_DATA_PER_TXD) /* skb->data */ + \
b4617240 725 MAX_SKB_FRAGS * TXD_USE_COUNT(PAGE_SIZE) + 1) /* for context */
e092be60 726
e01c31a5
JB		 727static void ixgbe_tx_timeout(struct net_device *netdev);
728
9a799d71
AK		 729/**
730 * ixgbe_clean_tx_irq - Reclaim resources after transmit completes
fe49f04a 731 * @q_vector: structure containing interrupt and ring information
e01c31a5 732 * @tx_ring: tx ring to clean
9a799d71 733 **/
fe49f04a 734static bool ixgbe_clean_tx_irq(struct ixgbe_q_vector *q_vector,
e01c31a5 735 struct ixgbe_ring *tx_ring)
9a799d71 736{
fe49f04a 737 struct ixgbe_adapter *adapter = q_vector->adapter;
e01c31a5 738 struct net_device *netdev = adapter->netdev;
12207e49
PWJ		 739 union ixgbe_adv_tx_desc *tx_desc, *eop_desc;
740 struct ixgbe_tx_buffer *tx_buffer_info;
741 unsigned int i, eop, count = 0;
e01c31a5 742 unsigned int total_bytes = 0, total_packets = 0;
9a799d71
AK		 743
744 i = tx_ring->next_to_clean;
12207e49
PWJ		 745 eop = tx_ring->tx_buffer_info[i].next_to_watch;
746 eop_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop);
747
748 while ((eop_desc->wb.status & cpu_to_le32(IXGBE_TXD_STAT_DD)) &&
9a1a69ad 749 (count < tx_ring->work_limit)) {
12207e49 750 bool cleaned = false;
2d0bb1c1 751 rmb(); /* read buffer_info after eop_desc */
12207e49
PWJ		 752 for ( ; !cleaned; count++) {
753 struct sk_buff *skb;
9a799d71
AK		 754 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i);
755 tx_buffer_info = &tx_ring->tx_buffer_info[i];
12207e49 756 cleaned = (i == eop);
e01c31a5 757 skb = tx_buffer_info->skb;
9a799d71 758
12207e49 759 if (cleaned && skb) {
e092be60 760 unsigned int segs, bytecount;
3d8fd385 761 unsigned int hlen = skb_headlen(skb);
e01c31a5
JB		 762
763 /* gso_segs is currently only valid for tcp */
e092be60 764 segs = skb_shinfo(skb)->gso_segs ?: 1;
3d8fd385
YZ		 765#ifdef IXGBE_FCOE
766 /* adjust for FCoE Sequence Offload */
767 if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
768 && (skb->protocol == htons(ETH_P_FCOE)) &&
769 skb_is_gso(skb)) {
770 hlen = skb_transport_offset(skb) +
771 sizeof(struct fc_frame_header) +
772 sizeof(struct fcoe_crc_eof);
773 segs = DIV_ROUND_UP(skb->len - hlen,
774 skb_shinfo(skb)->gso_size);
775 }
776#endif /* IXGBE_FCOE */
e092be60 777 /* multiply data chunks by size of headers */
3d8fd385 778 bytecount = ((segs - 1) * hlen) + skb->len;
e01c31a5
JB		 779 total_packets += segs;
780 total_bytes += bytecount;
e092be60 781 }
e01c31a5 782
9a799d71 783 ixgbe_unmap_and_free_tx_resource(adapter,
e01c31a5 784 tx_buffer_info);
9a799d71 785
12207e49
PWJ		 786 tx_desc->wb.status = 0;
787
9a799d71
AK		 788 i++;
789 if (i == tx_ring->count)
790 i = 0;
e01c31a5 791 }
12207e49
PWJ		 792
793 eop = tx_ring->tx_buffer_info[i].next_to_watch;
794 eop_desc = IXGBE_TX_DESC_ADV(*tx_ring, eop);
795 }
796
9a799d71
AK		 797 tx_ring->next_to_clean = i;
798
e092be60 799#define TX_WAKE_THRESHOLD (DESC_NEEDED * 2)
e01c31a5
JB		 800 if (unlikely(count && netif_carrier_ok(netdev) &&
801 (IXGBE_DESC_UNUSED(tx_ring) >= TX_WAKE_THRESHOLD))) {
e092be60
AV		 802 /* Make sure that anybody stopping the queue after this
803 * sees the new next_to_clean.
804 */
805 smp_mb();
30eba97a
AV		 806 if (__netif_subqueue_stopped(netdev, tx_ring->queue_index) &&
807 !test_bit(__IXGBE_DOWN, &adapter->state)) {
808 netif_wake_subqueue(netdev, tx_ring->queue_index);
7ca3bc58 809 ++tx_ring->restart_queue;
30eba97a 810 }
e092be60 811 }
9a799d71 812
e01c31a5
JB		 813 if (adapter->detect_tx_hung) {
814 if (ixgbe_check_tx_hang(adapter, tx_ring, i)) {
815 /* schedule immediate reset if we believe we hung */
396e799c
ET		 816 e_info(probe, "tx hang %d detected, resetting "
817 "adapter\n", adapter->tx_timeout_count + 1);
e01c31a5
JB		 818 ixgbe_tx_timeout(adapter->netdev);
819 }
820 }
9a799d71 821
e01c31a5 822 /* re-arm the interrupt */
fe49f04a
AD		 823 if (count >= tx_ring->work_limit)
824 ixgbe_irq_rearm_queues(adapter, ((u64)1 << q_vector->v_idx));
9a799d71 825
e01c31a5
JB		 826 tx_ring->total_bytes += total_bytes;
827 tx_ring->total_packets += total_packets;
e01c31a5 828 tx_ring->stats.packets += total_packets;
12207e49 829 tx_ring->stats.bytes += total_bytes;
9a1a69ad 830 return (count < tx_ring->work_limit);
9a799d71
AK		 831}
832
5dd2d332 833#ifdef CONFIG_IXGBE_DCA
bd0362dd 834static void ixgbe_update_rx_dca(struct ixgbe_adapter *adapter,
b4617240 835 struct ixgbe_ring *rx_ring)
bd0362dd
JC		 836{
837 u32 rxctrl;
838 int cpu = get_cpu();
4a0b9ca0 839 int q = rx_ring->reg_idx;
bd0362dd 840
3a581073 841 if (rx_ring->cpu != cpu) {
bd0362dd 842 rxctrl = IXGBE_READ_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q));
e8e26350
PW		 843 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
844 rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK;
845 rxctrl |= dca3_get_tag(&adapter->pdev->dev, cpu);
846 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
847 rxctrl &= ~IXGBE_DCA_RXCTRL_CPUID_MASK_82599;
848 rxctrl |= (dca3_get_tag(&adapter->pdev->dev, cpu) <<
849 IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599);
850 }
bd0362dd
JC		 851 rxctrl |= IXGBE_DCA_RXCTRL_DESC_DCA_EN;
852 rxctrl |= IXGBE_DCA_RXCTRL_HEAD_DCA_EN;
15005a32
DS		 853 rxctrl &= ~(IXGBE_DCA_RXCTRL_DESC_RRO_EN);
854 rxctrl &= ~(IXGBE_DCA_RXCTRL_DESC_WRO_EN |
e8e26350 855 IXGBE_DCA_RXCTRL_DESC_HSRO_EN);
bd0362dd 856 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_RXCTRL(q), rxctrl);
3a581073 857 rx_ring->cpu = cpu;
bd0362dd
JC		 858 }
859 put_cpu();
860}
861
862static void ixgbe_update_tx_dca(struct ixgbe_adapter *adapter,
b4617240 863 struct ixgbe_ring *tx_ring)
bd0362dd
JC		 864{
865 u32 txctrl;
866 int cpu = get_cpu();
4a0b9ca0 867 int q = tx_ring->reg_idx;
ee5f784a 868 struct ixgbe_hw *hw = &adapter->hw;
bd0362dd 869
3a581073 870 if (tx_ring->cpu != cpu) {
e8e26350 871 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
ee5f784a 872 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL(q));
e8e26350
PW		 873 txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK;
874 txctrl |= dca3_get_tag(&adapter->pdev->dev, cpu);
ee5f784a
DS		 875 txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN;
876 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL(q), txctrl);
e8e26350 877 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
ee5f784a 878 txctrl = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL_82599(q));
e8e26350
PW		 879 txctrl &= ~IXGBE_DCA_TXCTRL_CPUID_MASK_82599;
880 txctrl |= (dca3_get_tag(&adapter->pdev->dev, cpu) <<
ee5f784a
DS		 881 IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599);
882 txctrl |= IXGBE_DCA_TXCTRL_DESC_DCA_EN;
883 IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL_82599(q), txctrl);
e8e26350 884 }
3a581073 885 tx_ring->cpu = cpu;
bd0362dd
JC		 886 }
887 put_cpu();
888}
889
890static void ixgbe_setup_dca(struct ixgbe_adapter *adapter)
891{
892 int i;
893
894 if (!(adapter->flags & IXGBE_FLAG_DCA_ENABLED))
895 return;
896
e35ec126
AD		 897 /* always use CB2 mode, difference is masked in the CB driver */
898 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 2);
899
bd0362dd 900 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0
PW		 901 adapter->tx_ring[i]->cpu = -1;
902 ixgbe_update_tx_dca(adapter, adapter->tx_ring[i]);
bd0362dd
JC		 903 }
904 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0
PW		 905 adapter->rx_ring[i]->cpu = -1;
906 ixgbe_update_rx_dca(adapter, adapter->rx_ring[i]);
bd0362dd
JC		 907 }
908}
909
910static int __ixgbe_notify_dca(struct device *dev, void *data)
911{
912 struct net_device *netdev = dev_get_drvdata(dev);
913 struct ixgbe_adapter *adapter = netdev_priv(netdev);
914 unsigned long event = *(unsigned long *)data;
915
916 switch (event) {
917 case DCA_PROVIDER_ADD:
96b0e0f6
JB		 918 /* if we're already enabled, don't do it again */
919 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
920 break;
652f093f 921 if (dca_add_requester(dev) == 0) {
96b0e0f6 922 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 923 ixgbe_setup_dca(adapter);
924 break;
925 }
926 /* Fall Through since DCA is disabled. */
927 case DCA_PROVIDER_REMOVE:
928 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
929 dca_remove_requester(dev);
930 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
931 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
932 }
933 break;
934 }
935
652f093f 936 return 0;
bd0362dd
JC		 937}
938
5dd2d332 939#endif /* CONFIG_IXGBE_DCA */
9a799d71
AK		 940/**
941 * ixgbe_receive_skb - Send a completed packet up the stack
942 * @adapter: board private structure
943 * @skb: packet to send up
177db6ff
MC		 944 * @status: hardware indication of status of receive
945 * @rx_ring: rx descriptor ring (for a specific queue) to setup
946 * @rx_desc: rx descriptor
9a799d71 947 **/
78b6f4ce 948static void ixgbe_receive_skb(struct ixgbe_q_vector *q_vector,
b4617240 949 struct sk_buff *skb, u8 status,
fdaff1ce 950 struct ixgbe_ring *ring,
177db6ff 951 union ixgbe_adv_rx_desc *rx_desc)
9a799d71 952{
78b6f4ce
HX		 953 struct ixgbe_adapter *adapter = q_vector->adapter;
954 struct napi_struct *napi = &q_vector->napi;
177db6ff
MC		 955 bool is_vlan = (status & IXGBE_RXD_STAT_VP);
956 u16 tag = le16_to_cpu(rx_desc->wb.upper.vlan);
9a799d71 957
182ff8df 958 if (!(adapter->flags & IXGBE_FLAG_IN_NETPOLL)) {
8a62babf 959 if (adapter->vlgrp && is_vlan && (tag & VLAN_VID_MASK))
78b6f4ce 960 vlan_gro_receive(napi, adapter->vlgrp, tag, skb);
9a799d71 961 else
78b6f4ce 962 napi_gro_receive(napi, skb);
177db6ff 963 } else {
8a62babf 964 if (adapter->vlgrp && is_vlan && (tag & VLAN_VID_MASK))
182ff8df
AD		 965 vlan_hwaccel_rx(skb, adapter->vlgrp, tag);
966 else
967 netif_rx(skb);
9a799d71
AK		 968 }
969}
970
e59bd25d
AV		 971/**
972 * ixgbe_rx_checksum - indicate in skb if hw indicated a good cksum
973 * @adapter: address of board private structure
974 * @status_err: hardware indication of status of receive
975 * @skb: skb currently being received and modified
976 **/
9a799d71 977static inline void ixgbe_rx_checksum(struct ixgbe_adapter *adapter,
8bae1b2b
DS		 978 union ixgbe_adv_rx_desc *rx_desc,
979 struct sk_buff *skb)
9a799d71 980{
8bae1b2b
DS		 981 u32 status_err = le32_to_cpu(rx_desc->wb.upper.status_error);
982
9a799d71
AK		 983 skb->ip_summed = CHECKSUM_NONE;
984
712744be
JB		 985 /* Rx csum disabled */
986 if (!(adapter->flags & IXGBE_FLAG_RX_CSUM_ENABLED))
9a799d71 987 return;
e59bd25d
AV		 988
989 /* if IP and error */
990 if ((status_err & IXGBE_RXD_STAT_IPCS) &&
991 (status_err & IXGBE_RXDADV_ERR_IPE)) {
9a799d71
AK		 992 adapter->hw_csum_rx_error++;
993 return;
994 }
e59bd25d
AV		 995
996 if (!(status_err & IXGBE_RXD_STAT_L4CS))
997 return;
998
999 if (status_err & IXGBE_RXDADV_ERR_TCPE) {
8bae1b2b
DS		 1000 u16 pkt_info = rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
1001
1002 /*
1003 * 82599 errata, UDP frames with a 0 checksum can be marked as
1004 * checksum errors.
1005 */
1006 if ((pkt_info & IXGBE_RXDADV_PKTTYPE_UDP) &&
1007 (adapter->hw.mac.type == ixgbe_mac_82599EB))
1008 return;
1009
e59bd25d
AV		 1010 adapter->hw_csum_rx_error++;
1011 return;
1012 }
1013
9a799d71 1014 /* It must be a TCP or UDP packet with a valid checksum */
e59bd25d 1015 skb->ip_summed = CHECKSUM_UNNECESSARY;
9a799d71
AK		 1016}
1017
e8e26350
PW		 1018static inline void ixgbe_release_rx_desc(struct ixgbe_hw *hw,
1019 struct ixgbe_ring *rx_ring, u32 val)
1020{
1021 /*
1022 * Force memory writes to complete before letting h/w
1023 * know there are new descriptors to fetch. (Only
1024 * applicable for weak-ordered memory model archs,
1025 * such as IA-64).
1026 */
1027 wmb();
1028 IXGBE_WRITE_REG(hw, IXGBE_RDT(rx_ring->reg_idx), val);
1029}
1030
9a799d71
AK		 1031/**
1032 * ixgbe_alloc_rx_buffers - Replace used receive buffers; packet split
1033 * @adapter: address of board private structure
1034 **/
1035static void ixgbe_alloc_rx_buffers(struct ixgbe_adapter *adapter,
7c6e0a43
JB		 1036 struct ixgbe_ring *rx_ring,
1037 int cleaned_count)
9a799d71 1038{
d716a7d8 1039 struct net_device *netdev = adapter->netdev;
9a799d71
AK		 1040 struct pci_dev *pdev = adapter->pdev;
1041 union ixgbe_adv_rx_desc *rx_desc;
3a581073 1042 struct ixgbe_rx_buffer *bi;
9a799d71 1043 unsigned int i;
d716a7d8 1044 unsigned int bufsz = rx_ring->rx_buf_len;
9a799d71
AK		 1045
1046 i = rx_ring->next_to_use;
3a581073 1047 bi = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 1048
1049 while (cleaned_count--) {
1050 rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i);
1051
762f4c57 1052 if (!bi->page_dma &&
6e455b89 1053 (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED)) {
3a581073 1054 if (!bi->page) {
d716a7d8 1055 bi->page = netdev_alloc_page(netdev);
762f4c57
JB		 1056 if (!bi->page) {
1057 adapter->alloc_rx_page_failed++;
1058 goto no_buffers;
1059 }
1060 bi->page_offset = 0;
1061 } else {
1062 /* use a half page if we're re-using */
1063 bi->page_offset ^= (PAGE_SIZE / 2);
9a799d71 1064 }
762f4c57 1065
1b507730 1066 bi->page_dma = dma_map_page(&pdev->dev, bi->page,
762f4c57
JB		 1067 bi->page_offset,
1068 (PAGE_SIZE / 2),
1b507730 1069 DMA_FROM_DEVICE);
9a799d71
AK		 1070 }
1071
3a581073 1072 if (!bi->skb) {
d716a7d8
AD		 1073 struct sk_buff *skb = netdev_alloc_skb_ip_align(netdev,
1074 bufsz);
1075 bi->skb = skb;
9a799d71
AK		 1076
1077 if (!skb) {
1078 adapter->alloc_rx_buff_failed++;
1079 goto no_buffers;
1080 }
d716a7d8
AD		 1081 /* initialize queue mapping */
1082 skb_record_rx_queue(skb, rx_ring->queue_index);
1083 }
9a799d71 1084
d716a7d8
AD		 1085 if (!bi->dma) {
1086 bi->dma = dma_map_single(&pdev->dev,
1087 bi->skb->data,
4f57ca6e 1088 rx_ring->rx_buf_len,
1b507730 1089 DMA_FROM_DEVICE);
9a799d71
AK		 1090 }
1091 /* Refresh the desc even if buffer_addrs didn't change because
1092 * each write-back erases this info. */
6e455b89 1093 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
3a581073
JB		 1094 rx_desc->read.pkt_addr = cpu_to_le64(bi->page_dma);
1095 rx_desc->read.hdr_addr = cpu_to_le64(bi->dma);
9a799d71 1096 } else {
3a581073 1097 rx_desc->read.pkt_addr = cpu_to_le64(bi->dma);
9a799d71
AK		 1098 }
1099
1100 i++;
1101 if (i == rx_ring->count)
1102 i = 0;
3a581073 1103 bi = &rx_ring->rx_buffer_info[i];
9a799d71 1104 }
7c6e0a43 1105
9a799d71
AK		 1106no_buffers:
1107 if (rx_ring->next_to_use != i) {
1108 rx_ring->next_to_use = i;
1109 if (i-- == 0)
1110 i = (rx_ring->count - 1);
1111
e8e26350 1112 ixgbe_release_rx_desc(&adapter->hw, rx_ring, i);
9a799d71
AK		 1113 }
1114}
1115
7c6e0a43
JB		 1116static inline u16 ixgbe_get_hdr_info(union ixgbe_adv_rx_desc *rx_desc)
1117{
1118 return rx_desc->wb.lower.lo_dword.hs_rss.hdr_info;
1119}
1120
1121static inline u16 ixgbe_get_pkt_info(union ixgbe_adv_rx_desc *rx_desc)
1122{
1123 return rx_desc->wb.lower.lo_dword.hs_rss.pkt_info;
1124}
1125
f8212f97
AD		 1126static inline u32 ixgbe_get_rsc_count(union ixgbe_adv_rx_desc *rx_desc)
1127{
1128 return (le32_to_cpu(rx_desc->wb.lower.lo_dword.data) &
1129 IXGBE_RXDADV_RSCCNT_MASK) >>
1130 IXGBE_RXDADV_RSCCNT_SHIFT;
1131}
1132
1133/**
1134 * ixgbe_transform_rsc_queue - change rsc queue into a full packet
1135 * @skb: pointer to the last skb in the rsc queue
94b982b2 1136 * @count: pointer to number of packets coalesced in this context
f8212f97
AD		 1137 *
1138 * This function changes a queue full of hw rsc buffers into a completed
1139 * packet. It uses the ->prev pointers to find the first packet and then
1140 * turns it into the frag list owner.
1141 **/
94b982b2
MC		 1142static inline struct sk_buff *ixgbe_transform_rsc_queue(struct sk_buff *skb,
1143 u64 *count)
f8212f97
AD		 1144{
1145 unsigned int frag_list_size = 0;
1146
1147 while (skb->prev) {
1148 struct sk_buff *prev = skb->prev;
1149 frag_list_size += skb->len;
1150 skb->prev = NULL;
1151 skb = prev;
94b982b2 1152 *count += 1;
f8212f97
AD		 1153 }
1154
1155 skb_shinfo(skb)->frag_list = skb->next;
1156 skb->next = NULL;
1157 skb->len += frag_list_size;
1158 skb->data_len += frag_list_size;
1159 skb->truesize += frag_list_size;
1160 return skb;
1161}
1162
43634e82
MC		 1163struct ixgbe_rsc_cb {
1164 dma_addr_t dma;
e8171aaa 1165 bool delay_unmap;
43634e82
MC		 1166};
1167
1168#define IXGBE_RSC_CB(skb) ((struct ixgbe_rsc_cb *)(skb)->cb)
1169
78b6f4ce 1170static bool ixgbe_clean_rx_irq(struct ixgbe_q_vector *q_vector,
b4617240
PW		 1171 struct ixgbe_ring *rx_ring,
1172 int *work_done, int work_to_do)
9a799d71 1173{
78b6f4ce 1174 struct ixgbe_adapter *adapter = q_vector->adapter;
2d86f139 1175 struct net_device *netdev = adapter->netdev;
9a799d71
AK		 1176 struct pci_dev *pdev = adapter->pdev;
1177 union ixgbe_adv_rx_desc *rx_desc, *next_rxd;
1178 struct ixgbe_rx_buffer *rx_buffer_info, *next_buffer;
1179 struct sk_buff *skb;
f8212f97 1180 unsigned int i, rsc_count = 0;
7c6e0a43 1181 u32 len, staterr;
177db6ff
MC		 1182 u16 hdr_info;
1183 bool cleaned = false;
9a799d71 1184 int cleaned_count = 0;
d2f4fbe2 1185 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
3d8fd385
YZ		 1186#ifdef IXGBE_FCOE
1187 int ddp_bytes = 0;
1188#endif /* IXGBE_FCOE */
9a799d71
AK		 1189
1190 i = rx_ring->next_to_clean;
9a799d71
AK		 1191 rx_desc = IXGBE_RX_DESC_ADV(*rx_ring, i);
1192 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
1193 rx_buffer_info = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 1194
1195 while (staterr & IXGBE_RXD_STAT_DD) {
7c6e0a43 1196 u32 upper_len = 0;
9a799d71
AK		 1197 if (*work_done >= work_to_do)
1198 break;
1199 (*work_done)++;
1200
3c945e5b 1201 rmb(); /* read descriptor and rx_buffer_info after status DD */
6e455b89 1202 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
7c6e0a43
JB		 1203 hdr_info = le16_to_cpu(ixgbe_get_hdr_info(rx_desc));
1204 len = (hdr_info & IXGBE_RXDADV_HDRBUFLEN_MASK) >>
762f4c57 1205 IXGBE_RXDADV_HDRBUFLEN_SHIFT;
9a799d71 1206 upper_len = le16_to_cpu(rx_desc->wb.upper.length);
0b746e08
SN		 1207 if ((len > IXGBE_RX_HDR_SIZE) ||
1208 (upper_len && !(hdr_info & IXGBE_RXDADV_SPH)))
1209 len = IXGBE_RX_HDR_SIZE;
7c6e0a43 1210 } else {
9a799d71 1211 len = le16_to_cpu(rx_desc->wb.upper.length);
7c6e0a43 1212 }
9a799d71
AK		 1213
1214 cleaned = true;
1215 skb = rx_buffer_info->skb;
7ca3bc58 1216 prefetch(skb->data);
9a799d71
AK		 1217 rx_buffer_info->skb = NULL;
1218
21fa4e66 1219 if (rx_buffer_info->dma) {
43634e82
MC		 1220 if ((adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) &&
1221 (!(staterr & IXGBE_RXD_STAT_EOP)) &&
e8171aaa 1222 (!(skb->prev))) {
43634e82
MC		 1223 /*
1224 * When HWRSC is enabled, delay unmapping
1225 * of the first packet. It carries the
1226 * header information, HW may still
1227 * access the header after the writeback.
1228 * Only unmap it when EOP is reached
1229 */
e8171aaa 1230 IXGBE_RSC_CB(skb)->delay_unmap = true;
43634e82 1231 IXGBE_RSC_CB(skb)->dma = rx_buffer_info->dma;
e8171aaa 1232 } else {
1b507730 1233 dma_unmap_single(&pdev->dev,
e8171aaa 1234 rx_buffer_info->dma,
43634e82 1235 rx_ring->rx_buf_len,
e8171aaa
MC		 1236 DMA_FROM_DEVICE);
1237 }
4f57ca6e 1238 rx_buffer_info->dma = 0;
9a799d71
AK		 1239 skb_put(skb, len);
1240 }
1241
1242 if (upper_len) {
1b507730
NN		 1243 dma_unmap_page(&pdev->dev, rx_buffer_info->page_dma,
1244 PAGE_SIZE / 2, DMA_FROM_DEVICE);
9a799d71
AK		 1245 rx_buffer_info->page_dma = 0;
1246 skb_fill_page_desc(skb, skb_shinfo(skb)->nr_frags,
762f4c57
JB		 1247 rx_buffer_info->page,
1248 rx_buffer_info->page_offset,
1249 upper_len);
1250
1251 if ((rx_ring->rx_buf_len > (PAGE_SIZE / 2)) ||
1252 (page_count(rx_buffer_info->page) != 1))
1253 rx_buffer_info->page = NULL;
1254 else
1255 get_page(rx_buffer_info->page);
9a799d71
AK		 1256
1257 skb->len += upper_len;
1258 skb->data_len += upper_len;
1259 skb->truesize += upper_len;
1260 }
1261
1262 i++;
1263 if (i == rx_ring->count)
1264 i = 0;
9a799d71
AK		 1265
1266 next_rxd = IXGBE_RX_DESC_ADV(*rx_ring, i);
1267 prefetch(next_rxd);
9a799d71 1268 cleaned_count++;
f8212f97 1269
0c19d6af 1270 if (adapter->flags2 & IXGBE_FLAG2_RSC_CAPABLE)
f8212f97
AD		 1271 rsc_count = ixgbe_get_rsc_count(rx_desc);
1272
1273 if (rsc_count) {
1274 u32 nextp = (staterr & IXGBE_RXDADV_NEXTP_MASK) >>
1275 IXGBE_RXDADV_NEXTP_SHIFT;
1276 next_buffer = &rx_ring->rx_buffer_info[nextp];
f8212f97
AD		 1277 } else {
1278 next_buffer = &rx_ring->rx_buffer_info[i];
1279 }
1280
9a799d71 1281 if (staterr & IXGBE_RXD_STAT_EOP) {
f8212f97 1282 if (skb->prev)
94b982b2
MC		 1283 skb = ixgbe_transform_rsc_queue(skb, &(rx_ring->rsc_count));
1284 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
e8171aaa 1285 if (IXGBE_RSC_CB(skb)->delay_unmap) {
1b507730
NN		 1286 dma_unmap_single(&pdev->dev,
1287 IXGBE_RSC_CB(skb)->dma,
43634e82 1288 rx_ring->rx_buf_len,
1b507730 1289 DMA_FROM_DEVICE);
fd3686a8 1290 IXGBE_RSC_CB(skb)->dma = 0;
e8171aaa 1291 IXGBE_RSC_CB(skb)->delay_unmap = false;
fd3686a8 1292 }
94b982b2
MC		 1293 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED)
1294 rx_ring->rsc_count += skb_shinfo(skb)->nr_frags;
1295 else
1296 rx_ring->rsc_count++;
1297 rx_ring->rsc_flush++;
1298 }
9a799d71
AK		 1299 rx_ring->stats.packets++;
1300 rx_ring->stats.bytes += skb->len;
1301 } else {
6e455b89 1302 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
f8212f97
AD		 1303 rx_buffer_info->skb = next_buffer->skb;
1304 rx_buffer_info->dma = next_buffer->dma;
1305 next_buffer->skb = skb;
1306 next_buffer->dma = 0;
1307 } else {
1308 skb->next = next_buffer->skb;
1309 skb->next->prev = skb;
1310 }
7ca3bc58 1311 rx_ring->non_eop_descs++;
9a799d71
AK		 1312 goto next_desc;
1313 }
1314
1315 if (staterr & IXGBE_RXDADV_ERR_FRAME_ERR_MASK) {
1316 dev_kfree_skb_irq(skb);
1317 goto next_desc;
1318 }
1319
8bae1b2b 1320 ixgbe_rx_checksum(adapter, rx_desc, skb);
d2f4fbe2
AV		 1321
1322 /* probably a little skewed due to removing CRC */
1323 total_rx_bytes += skb->len;
1324 total_rx_packets++;
1325
74ce8dd2 1326 skb->protocol = eth_type_trans(skb, adapter->netdev);
332d4a7d
YZ		 1327#ifdef IXGBE_FCOE
1328 /* if ddp, not passing to ULD unless for FCP_RSP or error */
3d8fd385
YZ		 1329 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
1330 ddp_bytes = ixgbe_fcoe_ddp(adapter, rx_desc, skb);
1331 if (!ddp_bytes)
332d4a7d 1332 goto next_desc;
3d8fd385 1333 }
332d4a7d 1334#endif /* IXGBE_FCOE */
fdaff1ce 1335 ixgbe_receive_skb(q_vector, skb, staterr, rx_ring, rx_desc);
9a799d71
AK		 1336
1337next_desc:
1338 rx_desc->wb.upper.status_error = 0;
1339
1340 /* return some buffers to hardware, one at a time is too slow */
1341 if (cleaned_count >= IXGBE_RX_BUFFER_WRITE) {
1342 ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count);
1343 cleaned_count = 0;
1344 }
1345
1346 /* use prefetched values */
1347 rx_desc = next_rxd;
f8212f97 1348 rx_buffer_info = &rx_ring->rx_buffer_info[i];
9a799d71
AK		 1349
1350 staterr = le32_to_cpu(rx_desc->wb.upper.status_error);
177db6ff
MC		 1351 }
1352
9a799d71
AK		 1353 rx_ring->next_to_clean = i;
1354 cleaned_count = IXGBE_DESC_UNUSED(rx_ring);
1355
1356 if (cleaned_count)
1357 ixgbe_alloc_rx_buffers(adapter, rx_ring, cleaned_count);
1358
3d8fd385
YZ		 1359#ifdef IXGBE_FCOE
1360 /* include DDPed FCoE data */
1361 if (ddp_bytes > 0) {
1362 unsigned int mss;
1363
1364 mss = adapter->netdev->mtu - sizeof(struct fcoe_hdr) -
1365 sizeof(struct fc_frame_header) -
1366 sizeof(struct fcoe_crc_eof);
1367 if (mss > 512)
1368 mss &= ~511;
1369 total_rx_bytes += ddp_bytes;
1370 total_rx_packets += DIV_ROUND_UP(ddp_bytes, mss);
1371 }
1372#endif /* IXGBE_FCOE */
1373
f494e8fa
AV		 1374 rx_ring->total_packets += total_rx_packets;
1375 rx_ring->total_bytes += total_rx_bytes;
2d86f139
AK		 1376 netdev->stats.rx_bytes += total_rx_bytes;
1377 netdev->stats.rx_packets += total_rx_packets;
f494e8fa 1378
9a799d71
AK		 1379 return cleaned;
1380}
1381
021230d4 1382static int ixgbe_clean_rxonly(struct napi_struct *, int);
9a799d71
AK		 1383/**
1384 * ixgbe_configure_msix - Configure MSI-X hardware
1385 * @adapter: board private structure
1386 *
1387 * ixgbe_configure_msix sets up the hardware to properly generate MSI-X
1388 * interrupts.
1389 **/
1390static void ixgbe_configure_msix(struct ixgbe_adapter *adapter)
1391{
021230d4
AV		 1392 struct ixgbe_q_vector *q_vector;
1393 int i, j, q_vectors, v_idx, r_idx;
1394 u32 mask;
9a799d71 1395
021230d4 1396 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
9a799d71 1397
4df10466
JB		 1398 /*
1399 * Populate the IVAR table and set the ITR values to the
021230d4
AV		 1400 * corresponding register.
1401 */
1402 for (v_idx = 0; v_idx < q_vectors; v_idx++) {
7a921c93 1403 q_vector = adapter->q_vector[v_idx];
984b3f57 1404 /* XXX for_each_set_bit(...) */
021230d4 1405 r_idx = find_first_bit(q_vector->rxr_idx,
b4617240 1406 adapter->num_rx_queues);
021230d4
AV		 1407
1408 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1409 j = adapter->rx_ring[r_idx]->reg_idx;
e8e26350 1410 ixgbe_set_ivar(adapter, 0, j, v_idx);
021230d4 1411 r_idx = find_next_bit(q_vector->rxr_idx,
b4617240
PW		 1412 adapter->num_rx_queues,
1413 r_idx + 1);
021230d4
AV		 1414 }
1415 r_idx = find_first_bit(q_vector->txr_idx,
b4617240 1416 adapter->num_tx_queues);
021230d4
AV		 1417
1418 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1419 j = adapter->tx_ring[r_idx]->reg_idx;
e8e26350 1420 ixgbe_set_ivar(adapter, 1, j, v_idx);
021230d4 1421 r_idx = find_next_bit(q_vector->txr_idx,
b4617240
PW		 1422 adapter->num_tx_queues,
1423 r_idx + 1);
021230d4
AV		 1424 }
1425
021230d4 1426 if (q_vector->txr_count && !q_vector->rxr_count)
f7554a2b
NS		 1427 /* tx only */
1428 q_vector->eitr = adapter->tx_eitr_param;
509ee935 1429 else if (q_vector->rxr_count)
f7554a2b
NS		 1430 /* rx or mixed */
1431 q_vector->eitr = adapter->rx_eitr_param;
021230d4 1432
fe49f04a 1433 ixgbe_write_eitr(q_vector);
9a799d71
AK		 1434 }
1435
e8e26350
PW		 1436 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
1437 ixgbe_set_ivar(adapter, -1, IXGBE_IVAR_OTHER_CAUSES_INDEX,
1438 v_idx);
1439 else if (adapter->hw.mac.type == ixgbe_mac_82599EB)
1440 ixgbe_set_ivar(adapter, -1, 1, v_idx);
021230d4
AV		 1441 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITR(v_idx), 1950);
1442
41fb9248 1443 /* set up to autoclear timer, and the vectors */
021230d4 1444 mask = IXGBE_EIMS_ENABLE_MASK;
1cdd1ec8
GR		 1445 if (adapter->num_vfs)
1446 mask &= ~(IXGBE_EIMS_OTHER |
1447 IXGBE_EIMS_MAILBOX |
1448 IXGBE_EIMS_LSC);
1449 else
1450 mask &= ~(IXGBE_EIMS_OTHER | IXGBE_EIMS_LSC);
021230d4 1451 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIAC, mask);
9a799d71
AK		 1452}
1453
f494e8fa
AV		 1454enum latency_range {
1455 lowest_latency = 0,
1456 low_latency = 1,
1457 bulk_latency = 2,
1458 latency_invalid = 255
1459};
1460
1461/**
1462 * ixgbe_update_itr - update the dynamic ITR value based on statistics
1463 * @adapter: pointer to adapter
1464 * @eitr: eitr setting (ints per sec) to give last timeslice
1465 * @itr_setting: current throttle rate in ints/second
1466 * @packets: the number of packets during this measurement interval
1467 * @bytes: the number of bytes during this measurement interval
1468 *
1469 * Stores a new ITR value based on packets and byte
1470 * counts during the last interrupt. The advantage of per interrupt
1471 * computation is faster updates and more accurate ITR for the current
1472 * traffic pattern. Constants in this function were computed
1473 * based on theoretical maximum wire speed and thresholds were set based
1474 * on testing data as well as attempting to minimize response time
1475 * while increasing bulk throughput.
1476 * this functionality is controlled by the InterruptThrottleRate module
1477 * parameter (see ixgbe_param.c)
1478 **/
1479static u8 ixgbe_update_itr(struct ixgbe_adapter *adapter,
b4617240
PW		 1480 u32 eitr, u8 itr_setting,
1481 int packets, int bytes)
f494e8fa
AV		 1482{
1483 unsigned int retval = itr_setting;
1484 u32 timepassed_us;
1485 u64 bytes_perint;
1486
1487 if (packets == 0)
1488 goto update_itr_done;
1489
1490
1491 /* simple throttlerate management
1492 * 0-20MB/s lowest (100000 ints/s)
1493 * 20-100MB/s low (20000 ints/s)
1494 * 100-1249MB/s bulk (8000 ints/s)
1495 */
1496 /* what was last interrupt timeslice? */
1497 timepassed_us = 1000000/eitr;
1498 bytes_perint = bytes / timepassed_us; /* bytes/usec */
1499
1500 switch (itr_setting) {
1501 case lowest_latency:
1502 if (bytes_perint > adapter->eitr_low)
1503 retval = low_latency;
1504 break;
1505 case low_latency:
1506 if (bytes_perint > adapter->eitr_high)
1507 retval = bulk_latency;
1508 else if (bytes_perint <= adapter->eitr_low)
1509 retval = lowest_latency;
1510 break;
1511 case bulk_latency:
1512 if (bytes_perint <= adapter->eitr_high)
1513 retval = low_latency;
1514 break;
1515 }
1516
1517update_itr_done:
1518 return retval;
1519}
1520
509ee935
JB		 1521/**
1522 * ixgbe_write_eitr - write EITR register in hardware specific way
fe49f04a 1523 * @q_vector: structure containing interrupt and ring information
509ee935
JB		 1524 *
1525 * This function is made to be called by ethtool and by the driver
1526 * when it needs to update EITR registers at runtime. Hardware
1527 * specific quirks/differences are taken care of here.
1528 */
fe49f04a 1529void ixgbe_write_eitr(struct ixgbe_q_vector *q_vector)
509ee935 1530{
fe49f04a 1531 struct ixgbe_adapter *adapter = q_vector->adapter;
509ee935 1532 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a
AD		 1533 int v_idx = q_vector->v_idx;
1534 u32 itr_reg = EITR_INTS_PER_SEC_TO_REG(q_vector->eitr);
1535
509ee935
JB		 1536 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
1537 /* must write high and low 16 bits to reset counter */
1538 itr_reg |= (itr_reg << 16);
1539 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
f8d1dcaf
JB		 1540 /*
1541 * 82599 can support a value of zero, so allow it for
1542 * max interrupt rate, but there is an errata where it can
1543 * not be zero with RSC
1544 */
1545 if (itr_reg == 8 &&
1546 !(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED))
1547 itr_reg = 0;
1548
509ee935
JB		 1549 /*
1550 * set the WDIS bit to not clear the timer bits and cause an
1551 * immediate assertion of the interrupt
1552 */
1553 itr_reg |= IXGBE_EITR_CNT_WDIS;
1554 }
1555 IXGBE_WRITE_REG(hw, IXGBE_EITR(v_idx), itr_reg);
1556}
1557
f494e8fa
AV		 1558static void ixgbe_set_itr_msix(struct ixgbe_q_vector *q_vector)
1559{
1560 struct ixgbe_adapter *adapter = q_vector->adapter;
f494e8fa
AV		 1561 u32 new_itr;
1562 u8 current_itr, ret_itr;
fe49f04a 1563 int i, r_idx;
f494e8fa
AV		 1564 struct ixgbe_ring *rx_ring, *tx_ring;
1565
1566 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1567 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1568 tx_ring = adapter->tx_ring[r_idx];
f494e8fa 1569 ret_itr = ixgbe_update_itr(adapter, q_vector->eitr,
b4617240
PW		 1570 q_vector->tx_itr,
1571 tx_ring->total_packets,
1572 tx_ring->total_bytes);
f494e8fa
AV		 1573 /* if the result for this queue would decrease interrupt
1574 * rate for this vector then use that result */
30efa5a3 1575 q_vector->tx_itr = ((q_vector->tx_itr > ret_itr) ?
b4617240 1576 q_vector->tx_itr - 1 : ret_itr);
f494e8fa 1577 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
b4617240 1578 r_idx + 1);
f494e8fa
AV		 1579 }
1580
1581 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1582 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1583 rx_ring = adapter->rx_ring[r_idx];
f494e8fa 1584 ret_itr = ixgbe_update_itr(adapter, q_vector->eitr,
b4617240
PW		 1585 q_vector->rx_itr,
1586 rx_ring->total_packets,
1587 rx_ring->total_bytes);
f494e8fa
AV		 1588 /* if the result for this queue would decrease interrupt
1589 * rate for this vector then use that result */
30efa5a3 1590 q_vector->rx_itr = ((q_vector->rx_itr > ret_itr) ?
b4617240 1591 q_vector->rx_itr - 1 : ret_itr);
f494e8fa 1592 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
b4617240 1593 r_idx + 1);
f494e8fa
AV		 1594 }
1595
30efa5a3 1596 current_itr = max(q_vector->rx_itr, q_vector->tx_itr);
f494e8fa
AV		 1597
1598 switch (current_itr) {
1599 /* counts and packets in update_itr are dependent on these numbers */
1600 case lowest_latency:
1601 new_itr = 100000;
1602 break;
1603 case low_latency:
1604 new_itr = 20000; /* aka hwitr = ~200 */
1605 break;
1606 case bulk_latency:
1607 default:
1608 new_itr = 8000;
1609 break;
1610 }
1611
1612 if (new_itr != q_vector->eitr) {
fe49f04a
AD		 1613 /* do an exponential smoothing */
1614 new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100);
509ee935
JB		 1615
1616 /* save the algorithm value here, not the smoothed one */
1617 q_vector->eitr = new_itr;
fe49f04a
AD		 1618
1619 ixgbe_write_eitr(q_vector);
f494e8fa 1620 }
f494e8fa
AV		 1621}
1622
119fc60a
MC		 1623/**
1624 * ixgbe_check_overtemp_task - worker thread to check over tempurature
1625 * @work: pointer to work_struct containing our data
1626 **/
1627static void ixgbe_check_overtemp_task(struct work_struct *work)
1628{
1629 struct ixgbe_adapter *adapter = container_of(work,
1630 struct ixgbe_adapter,
1631 check_overtemp_task);
1632 struct ixgbe_hw *hw = &adapter->hw;
1633 u32 eicr = adapter->interrupt_event;
1634
1635 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) {
1636 switch (hw->device_id) {
1637 case IXGBE_DEV_ID_82599_T3_LOM: {
1638 u32 autoneg;
1639 bool link_up = false;
1640
1641 if (hw->mac.ops.check_link)
1642 hw->mac.ops.check_link(hw, &autoneg, &link_up, false);
1643
1644 if (((eicr & IXGBE_EICR_GPI_SDP0) && (!link_up)) ||
1645 (eicr & IXGBE_EICR_LSC))
1646 /* Check if this is due to overtemp */
1647 if (hw->phy.ops.check_overtemp(hw) == IXGBE_ERR_OVERTEMP)
1648 break;
1649 }
1650 return;
1651 default:
1652 if (!(eicr & IXGBE_EICR_GPI_SDP0))
1653 return;
1654 break;
1655 }
396e799c
ET		 1656 e_crit(drv, "Network adapter has been stopped because it has "
1657 "over heated. Restart the computer. If the problem "
849c4542
ET		 1658 "persists, power off the system and replace the "
1659 "adapter\n");
119fc60a
MC		 1660 /* write to clear the interrupt */
1661 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP0);
1662 }
1663}
1664
0befdb3e
JB		 1665static void ixgbe_check_fan_failure(struct ixgbe_adapter *adapter, u32 eicr)
1666{
1667 struct ixgbe_hw *hw = &adapter->hw;
1668
1669 if ((adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) &&
1670 (eicr & IXGBE_EICR_GPI_SDP1)) {
396e799c 1671 e_crit(probe, "Fan has stopped, replace the adapter\n");
0befdb3e
JB		 1672 /* write to clear the interrupt */
1673 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
1674 }
1675}
cf8280ee 1676
e8e26350
PW		 1677static void ixgbe_check_sfp_event(struct ixgbe_adapter *adapter, u32 eicr)
1678{
1679 struct ixgbe_hw *hw = &adapter->hw;
1680
1681 if (eicr & IXGBE_EICR_GPI_SDP1) {
1682 /* Clear the interrupt */
1683 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP1);
1684 schedule_work(&adapter->multispeed_fiber_task);
1685 } else if (eicr & IXGBE_EICR_GPI_SDP2) {
1686 /* Clear the interrupt */
1687 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_GPI_SDP2);
1688 schedule_work(&adapter->sfp_config_module_task);
1689 } else {
1690 /* Interrupt isn't for us... */
1691 return;
1692 }
1693}
1694
cf8280ee
JB		 1695static void ixgbe_check_lsc(struct ixgbe_adapter *adapter)
1696{
1697 struct ixgbe_hw *hw = &adapter->hw;
1698
1699 adapter->lsc_int++;
1700 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
1701 adapter->link_check_timeout = jiffies;
1702 if (!test_bit(__IXGBE_DOWN, &adapter->state)) {
1703 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_EIMC_LSC);
8a0717f3 1704 IXGBE_WRITE_FLUSH(hw);
cf8280ee
JB		 1705 schedule_work(&adapter->watchdog_task);
1706 }
1707}
1708
9a799d71
AK		 1709static irqreturn_t ixgbe_msix_lsc(int irq, void *data)
1710{
1711 struct net_device *netdev = data;
1712 struct ixgbe_adapter *adapter = netdev_priv(netdev);
1713 struct ixgbe_hw *hw = &adapter->hw;
54037505
DS		 1714 u32 eicr;
1715
1716 /*
1717 * Workaround for Silicon errata. Use clear-by-write instead
1718 * of clear-by-read. Reading with EICS will return the
1719 * interrupt causes without clearing, which later be done
1720 * with the write to EICR.
1721 */
1722 eicr = IXGBE_READ_REG(hw, IXGBE_EICS);
1723 IXGBE_WRITE_REG(hw, IXGBE_EICR, eicr);
9a799d71 1724
cf8280ee
JB		 1725 if (eicr & IXGBE_EICR_LSC)
1726 ixgbe_check_lsc(adapter);
d4f80882 1727
1cdd1ec8
GR		 1728 if (eicr & IXGBE_EICR_MAILBOX)
1729 ixgbe_msg_task(adapter);
1730
e8e26350
PW		 1731 if (hw->mac.type == ixgbe_mac_82598EB)
1732 ixgbe_check_fan_failure(adapter, eicr);
0befdb3e 1733
c4cf55e5 1734 if (hw->mac.type == ixgbe_mac_82599EB) {
e8e26350 1735 ixgbe_check_sfp_event(adapter, eicr);
119fc60a
MC		 1736 adapter->interrupt_event = eicr;
1737 if ((adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) &&
1738 ((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC)))
1739 schedule_work(&adapter->check_overtemp_task);
c4cf55e5
PWJ		 1740
1741 /* Handle Flow Director Full threshold interrupt */
1742 if (eicr & IXGBE_EICR_FLOW_DIR) {
1743 int i;
1744 IXGBE_WRITE_REG(hw, IXGBE_EICR, IXGBE_EICR_FLOW_DIR);
1745 /* Disable transmits before FDIR Re-initialization */
1746 netif_tx_stop_all_queues(netdev);
1747 for (i = 0; i < adapter->num_tx_queues; i++) {
1748 struct ixgbe_ring *tx_ring =
4a0b9ca0 1749 adapter->tx_ring[i];
c4cf55e5
PWJ		 1750 if (test_and_clear_bit(__IXGBE_FDIR_INIT_DONE,
1751 &tx_ring->reinit_state))
1752 schedule_work(&adapter->fdir_reinit_task);
1753 }
1754 }
1755 }
d4f80882
AV		 1756 if (!test_bit(__IXGBE_DOWN, &adapter->state))
1757 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMS_OTHER);
9a799d71
AK		 1758
1759 return IRQ_HANDLED;
1760}
1761
fe49f04a
AD		 1762static inline void ixgbe_irq_enable_queues(struct ixgbe_adapter *adapter,
1763 u64 qmask)
1764{
1765 u32 mask;
1766
1767 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
1768 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
1769 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
1770 } else {
1771 mask = (qmask & 0xFFFFFFFF);
1772 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS_EX(0), mask);
1773 mask = (qmask >> 32);
1774 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS_EX(1), mask);
1775 }
1776 /* skip the flush */
1777}
1778
1779static inline void ixgbe_irq_disable_queues(struct ixgbe_adapter *adapter,
1780 u64 qmask)
1781{
1782 u32 mask;
1783
1784 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
1785 mask = (IXGBE_EIMS_RTX_QUEUE & qmask);
1786 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, mask);
1787 } else {
1788 mask = (qmask & 0xFFFFFFFF);
1789 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), mask);
1790 mask = (qmask >> 32);
1791 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), mask);
1792 }
1793 /* skip the flush */
1794}
1795
9a799d71
AK		 1796static irqreturn_t ixgbe_msix_clean_tx(int irq, void *data)
1797{
021230d4
AV		 1798 struct ixgbe_q_vector *q_vector = data;
1799 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 1800 struct ixgbe_ring *tx_ring;
021230d4
AV		 1801 int i, r_idx;
1802
1803 if (!q_vector->txr_count)
1804 return IRQ_HANDLED;
1805
1806 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1807 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1808 tx_ring = adapter->tx_ring[r_idx];
3a581073
JB		 1809 tx_ring->total_bytes = 0;
1810 tx_ring->total_packets = 0;
021230d4 1811 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
b4617240 1812 r_idx + 1);
021230d4 1813 }
9a799d71 1814
9b471446 1815 /* EIAM disabled interrupts (on this vector) for us */
91281fd3
AD		 1816 napi_schedule(&q_vector->napi);
1817
9a799d71
AK		 1818 return IRQ_HANDLED;
1819}
1820
021230d4
AV		 1821/**
1822 * ixgbe_msix_clean_rx - single unshared vector rx clean (all queues)
1823 * @irq: unused
1824 * @data: pointer to our q_vector struct for this interrupt vector
1825 **/
9a799d71
AK		 1826static irqreturn_t ixgbe_msix_clean_rx(int irq, void *data)
1827{
021230d4
AV		 1828 struct ixgbe_q_vector *q_vector = data;
1829 struct ixgbe_adapter *adapter = q_vector->adapter;
3a581073 1830 struct ixgbe_ring *rx_ring;
021230d4 1831 int r_idx;
30efa5a3 1832 int i;
021230d4
AV		 1833
1834 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
30efa5a3 1835 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1836 rx_ring = adapter->rx_ring[r_idx];
30efa5a3
JB		 1837 rx_ring->total_bytes = 0;
1838 rx_ring->total_packets = 0;
1839 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
1840 r_idx + 1);
1841 }
1842
021230d4
AV		 1843 if (!q_vector->rxr_count)
1844 return IRQ_HANDLED;
1845
021230d4 1846 /* disable interrupts on this vector only */
9b471446 1847 /* EIAM disabled interrupts (on this vector) for us */
288379f0 1848 napi_schedule(&q_vector->napi);
021230d4
AV		 1849
1850 return IRQ_HANDLED;
1851}
1852
1853static irqreturn_t ixgbe_msix_clean_many(int irq, void *data)
1854{
91281fd3
AD		 1855 struct ixgbe_q_vector *q_vector = data;
1856 struct ixgbe_adapter *adapter = q_vector->adapter;
1857 struct ixgbe_ring *ring;
1858 int r_idx;
1859 int i;
1860
1861 if (!q_vector->txr_count && !q_vector->rxr_count)
1862 return IRQ_HANDLED;
1863
1864 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1865 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1866 ring = adapter->tx_ring[r_idx];
91281fd3
AD		 1867 ring->total_bytes = 0;
1868 ring->total_packets = 0;
1869 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
1870 r_idx + 1);
1871 }
1872
1873 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1874 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1875 ring = adapter->rx_ring[r_idx];
91281fd3
AD		 1876 ring->total_bytes = 0;
1877 ring->total_packets = 0;
1878 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
1879 r_idx + 1);
1880 }
1881
9b471446 1882 /* EIAM disabled interrupts (on this vector) for us */
91281fd3 1883 napi_schedule(&q_vector->napi);
9a799d71 1884
9a799d71
AK		 1885 return IRQ_HANDLED;
1886}
1887
021230d4
AV		 1888/**
1889 * ixgbe_clean_rxonly - msix (aka one shot) rx clean routine
1890 * @napi: napi struct with our devices info in it
1891 * @budget: amount of work driver is allowed to do this pass, in packets
1892 *
f0848276
JB		 1893 * This function is optimized for cleaning one queue only on a single
1894 * q_vector!!!
021230d4 1895 **/
9a799d71
AK		 1896static int ixgbe_clean_rxonly(struct napi_struct *napi, int budget)
1897{
021230d4 1898 struct ixgbe_q_vector *q_vector =
b4617240 1899 container_of(napi, struct ixgbe_q_vector, napi);
021230d4 1900 struct ixgbe_adapter *adapter = q_vector->adapter;
f0848276 1901 struct ixgbe_ring *rx_ring = NULL;
9a799d71 1902 int work_done = 0;
021230d4 1903 long r_idx;
9a799d71 1904
021230d4 1905 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
4a0b9ca0 1906 rx_ring = adapter->rx_ring[r_idx];
5dd2d332 1907#ifdef CONFIG_IXGBE_DCA
bd0362dd 1908 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
3a581073 1909 ixgbe_update_rx_dca(adapter, rx_ring);
bd0362dd 1910#endif
9a799d71 1911
78b6f4ce 1912 ixgbe_clean_rx_irq(q_vector, rx_ring, &work_done, budget);
9a799d71 1913
021230d4
AV		 1914 /* If all Rx work done, exit the polling mode */
1915 if (work_done < budget) {
288379f0 1916 napi_complete(napi);
f7554a2b 1917 if (adapter->rx_itr_setting & 1)
f494e8fa 1918 ixgbe_set_itr_msix(q_vector);
9a799d71 1919 if (!test_bit(__IXGBE_DOWN, &adapter->state))
fe49f04a
AD		 1920 ixgbe_irq_enable_queues(adapter,
1921 ((u64)1 << q_vector->v_idx));
9a799d71
AK		 1922 }
1923
1924 return work_done;
1925}
1926
f0848276 1927/**
91281fd3 1928 * ixgbe_clean_rxtx_many - msix (aka one shot) rx clean routine
f0848276
JB		 1929 * @napi: napi struct with our devices info in it
1930 * @budget: amount of work driver is allowed to do this pass, in packets
1931 *
1932 * This function will clean more than one rx queue associated with a
1933 * q_vector.
1934 **/
91281fd3 1935static int ixgbe_clean_rxtx_many(struct napi_struct *napi, int budget)
f0848276
JB		 1936{
1937 struct ixgbe_q_vector *q_vector =
1938 container_of(napi, struct ixgbe_q_vector, napi);
1939 struct ixgbe_adapter *adapter = q_vector->adapter;
91281fd3 1940 struct ixgbe_ring *ring = NULL;
f0848276
JB		 1941 int work_done = 0, i;
1942 long r_idx;
91281fd3
AD		 1943 bool tx_clean_complete = true;
1944
1945 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
1946 for (i = 0; i < q_vector->txr_count; i++) {
4a0b9ca0 1947 ring = adapter->tx_ring[r_idx];
91281fd3
AD		 1948#ifdef CONFIG_IXGBE_DCA
1949 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
1950 ixgbe_update_tx_dca(adapter, ring);
1951#endif
1952 tx_clean_complete &= ixgbe_clean_tx_irq(q_vector, ring);
1953 r_idx = find_next_bit(q_vector->txr_idx, adapter->num_tx_queues,
1954 r_idx + 1);
1955 }
f0848276
JB		 1956
1957 /* attempt to distribute budget to each queue fairly, but don't allow
1958 * the budget to go below 1 because we'll exit polling */
1959 budget /= (q_vector->rxr_count ?: 1);
1960 budget = max(budget, 1);
1961 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
1962 for (i = 0; i < q_vector->rxr_count; i++) {
4a0b9ca0 1963 ring = adapter->rx_ring[r_idx];
5dd2d332 1964#ifdef CONFIG_IXGBE_DCA
f0848276 1965 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
91281fd3 1966 ixgbe_update_rx_dca(adapter, ring);
f0848276 1967#endif
91281fd3 1968 ixgbe_clean_rx_irq(q_vector, ring, &work_done, budget);
f0848276
JB		 1969 r_idx = find_next_bit(q_vector->rxr_idx, adapter->num_rx_queues,
1970 r_idx + 1);
1971 }
1972
1973 r_idx = find_first_bit(q_vector->rxr_idx, adapter->num_rx_queues);
4a0b9ca0 1974 ring = adapter->rx_ring[r_idx];
f0848276 1975 /* If all Rx work done, exit the polling mode */
7f821875 1976 if (work_done < budget) {
288379f0 1977 napi_complete(napi);
f7554a2b 1978 if (adapter->rx_itr_setting & 1)
f0848276
JB		 1979 ixgbe_set_itr_msix(q_vector);
1980 if (!test_bit(__IXGBE_DOWN, &adapter->state))
fe49f04a
AD		 1981 ixgbe_irq_enable_queues(adapter,
1982 ((u64)1 << q_vector->v_idx));
f0848276
JB		 1983 return 0;
1984 }
1985
1986 return work_done;
1987}
91281fd3
AD		 1988
1989/**
1990 * ixgbe_clean_txonly - msix (aka one shot) tx clean routine
1991 * @napi: napi struct with our devices info in it
1992 * @budget: amount of work driver is allowed to do this pass, in packets
1993 *
1994 * This function is optimized for cleaning one queue only on a single
1995 * q_vector!!!
1996 **/
1997static int ixgbe_clean_txonly(struct napi_struct *napi, int budget)
1998{
1999 struct ixgbe_q_vector *q_vector =
2000 container_of(napi, struct ixgbe_q_vector, napi);
2001 struct ixgbe_adapter *adapter = q_vector->adapter;
2002 struct ixgbe_ring *tx_ring = NULL;
2003 int work_done = 0;
2004 long r_idx;
2005
2006 r_idx = find_first_bit(q_vector->txr_idx, adapter->num_tx_queues);
4a0b9ca0 2007 tx_ring = adapter->tx_ring[r_idx];
91281fd3
AD		 2008#ifdef CONFIG_IXGBE_DCA
2009 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED)
2010 ixgbe_update_tx_dca(adapter, tx_ring);
2011#endif
2012
2013 if (!ixgbe_clean_tx_irq(q_vector, tx_ring))
2014 work_done = budget;
2015
f7554a2b 2016 /* If all Tx work done, exit the polling mode */
91281fd3
AD		 2017 if (work_done < budget) {
2018 napi_complete(napi);
f7554a2b 2019 if (adapter->tx_itr_setting & 1)
91281fd3
AD		 2020 ixgbe_set_itr_msix(q_vector);
2021 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2022 ixgbe_irq_enable_queues(adapter, ((u64)1 << q_vector->v_idx));
2023 }
2024
2025 return work_done;
2026}
2027
021230d4 2028static inline void map_vector_to_rxq(struct ixgbe_adapter *a, int v_idx,
b4617240 2029 int r_idx)
021230d4 2030{
7a921c93
AD		 2031 struct ixgbe_q_vector *q_vector = a->q_vector[v_idx];
2032
2033 set_bit(r_idx, q_vector->rxr_idx);
2034 q_vector->rxr_count++;
021230d4
AV		 2035}
2036
2037static inline void map_vector_to_txq(struct ixgbe_adapter *a, int v_idx,
7a921c93 2038 int t_idx)
021230d4 2039{
7a921c93
AD		 2040 struct ixgbe_q_vector *q_vector = a->q_vector[v_idx];
2041
2042 set_bit(t_idx, q_vector->txr_idx);
2043 q_vector->txr_count++;
021230d4
AV		 2044}
2045
9a799d71 2046/**
021230d4
AV		 2047 * ixgbe_map_rings_to_vectors - Maps descriptor rings to vectors
2048 * @adapter: board private structure to initialize
2049 * @vectors: allotted vector count for descriptor rings
9a799d71 2050 *
021230d4
AV		 2051 * This function maps descriptor rings to the queue-specific vectors
2052 * we were allotted through the MSI-X enabling code. Ideally, we'd have
2053 * one vector per ring/queue, but on a constrained vector budget, we
2054 * group the rings as "efficiently" as possible. You would add new
2055 * mapping configurations in here.
9a799d71 2056 **/
021230d4 2057static int ixgbe_map_rings_to_vectors(struct ixgbe_adapter *adapter,
b4617240 2058 int vectors)
021230d4
AV		 2059{
2060 int v_start = 0;
2061 int rxr_idx = 0, txr_idx = 0;
2062 int rxr_remaining = adapter->num_rx_queues;
2063 int txr_remaining = adapter->num_tx_queues;
2064 int i, j;
2065 int rqpv, tqpv;
2066 int err = 0;
2067
2068 /* No mapping required if MSI-X is disabled. */
2069 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
2070 goto out;
9a799d71 2071
021230d4
AV		 2072 /*
2073 * The ideal configuration...
2074 * We have enough vectors to map one per queue.
2075 */
2076 if (vectors == adapter->num_rx_queues + adapter->num_tx_queues) {
2077 for (; rxr_idx < rxr_remaining; v_start++, rxr_idx++)
2078 map_vector_to_rxq(adapter, v_start, rxr_idx);
9a799d71 2079
021230d4
AV		 2080 for (; txr_idx < txr_remaining; v_start++, txr_idx++)
2081 map_vector_to_txq(adapter, v_start, txr_idx);
9a799d71 2082
9a799d71 2083 goto out;
021230d4 2084 }
9a799d71 2085
021230d4
AV		 2086 /*
2087 * If we don't have enough vectors for a 1-to-1
2088 * mapping, we'll have to group them so there are
2089 * multiple queues per vector.
2090 */
2091 /* Re-adjusting *qpv takes care of the remainder. */
2092 for (i = v_start; i < vectors; i++) {
2093 rqpv = DIV_ROUND_UP(rxr_remaining, vectors - i);
2094 for (j = 0; j < rqpv; j++) {
2095 map_vector_to_rxq(adapter, i, rxr_idx);
2096 rxr_idx++;
2097 rxr_remaining--;
2098 }
2099 }
2100 for (i = v_start; i < vectors; i++) {
2101 tqpv = DIV_ROUND_UP(txr_remaining, vectors - i);
2102 for (j = 0; j < tqpv; j++) {
2103 map_vector_to_txq(adapter, i, txr_idx);
2104 txr_idx++;
2105 txr_remaining--;
9a799d71 2106 }
9a799d71
AK		 2107 }
2108
021230d4
AV		 2109out:
2110 return err;
2111}
2112
2113/**
2114 * ixgbe_request_msix_irqs - Initialize MSI-X interrupts
2115 * @adapter: board private structure
2116 *
2117 * ixgbe_request_msix_irqs allocates MSI-X vectors and requests
2118 * interrupts from the kernel.
2119 **/
2120static int ixgbe_request_msix_irqs(struct ixgbe_adapter *adapter)
2121{
2122 struct net_device *netdev = adapter->netdev;
2123 irqreturn_t (*handler)(int, void *);
2124 int i, vector, q_vectors, err;
cb13fc20 2125 int ri=0, ti=0;
021230d4
AV		 2126
2127 /* Decrement for Other and TCP Timer vectors */
2128 q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
2129
2130 /* Map the Tx/Rx rings to the vectors we were allotted. */
2131 err = ixgbe_map_rings_to_vectors(adapter, q_vectors);
2132 if (err)
2133 goto out;
2134
2135#define SET_HANDLER(_v) ((!(_v)->rxr_count) ? &ixgbe_msix_clean_tx : \
b4617240
PW		 2136 (!(_v)->txr_count) ? &ixgbe_msix_clean_rx : \
2137 &ixgbe_msix_clean_many)
021230d4 2138 for (vector = 0; vector < q_vectors; vector++) {
7a921c93 2139 handler = SET_HANDLER(adapter->q_vector[vector]);
cb13fc20
RO		 2140
2141 if(handler == &ixgbe_msix_clean_rx) {
2142 sprintf(adapter->name[vector], "%s-%s-%d",
2143 netdev->name, "rx", ri++);
2144 }
2145 else if(handler == &ixgbe_msix_clean_tx) {
2146 sprintf(adapter->name[vector], "%s-%s-%d",
2147 netdev->name, "tx", ti++);
2148 }
2149 else
2150 sprintf(adapter->name[vector], "%s-%s-%d",
2151 netdev->name, "TxRx", vector);
2152
021230d4 2153 err = request_irq(adapter->msix_entries[vector].vector,
b4617240 2154 handler, 0, adapter->name[vector],
7a921c93 2155 adapter->q_vector[vector]);
9a799d71 2156 if (err) {
396e799c 2157 e_err(probe, "request_irq failed for MSIX interrupt "
849c4542 2158 "Error: %d\n", err);
021230d4 2159 goto free_queue_irqs;
9a799d71 2160 }
9a799d71
AK		 2161 }
2162
021230d4
AV		 2163 sprintf(adapter->name[vector], "%s:lsc", netdev->name);
2164 err = request_irq(adapter->msix_entries[vector].vector,
a0607fd3 2165 ixgbe_msix_lsc, 0, adapter->name[vector], netdev);
9a799d71 2166 if (err) {
396e799c 2167 e_err(probe, "request_irq for msix_lsc failed: %d\n", err);
021230d4 2168 goto free_queue_irqs;
9a799d71
AK		 2169 }
2170
9a799d71
AK		 2171 return 0;
2172
021230d4
AV		 2173free_queue_irqs:
2174 for (i = vector - 1; i >= 0; i--)
2175 free_irq(adapter->msix_entries[--vector].vector,
7a921c93 2176 adapter->q_vector[i]);
021230d4
AV		 2177 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
2178 pci_disable_msix(adapter->pdev);
9a799d71
AK		 2179 kfree(adapter->msix_entries);
2180 adapter->msix_entries = NULL;
021230d4 2181out:
9a799d71
AK		 2182 return err;
2183}
2184
f494e8fa
AV		 2185static void ixgbe_set_itr(struct ixgbe_adapter *adapter)
2186{
7a921c93 2187 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
f494e8fa
AV		 2188 u8 current_itr;
2189 u32 new_itr = q_vector->eitr;
4a0b9ca0
PW		 2190 struct ixgbe_ring *rx_ring = adapter->rx_ring[0];
2191 struct ixgbe_ring *tx_ring = adapter->tx_ring[0];
f494e8fa 2192
30efa5a3 2193 q_vector->tx_itr = ixgbe_update_itr(adapter, new_itr,
b4617240
PW		 2194 q_vector->tx_itr,
2195 tx_ring->total_packets,
2196 tx_ring->total_bytes);
30efa5a3 2197 q_vector->rx_itr = ixgbe_update_itr(adapter, new_itr,
b4617240
PW		 2198 q_vector->rx_itr,
2199 rx_ring->total_packets,
2200 rx_ring->total_bytes);
f494e8fa 2201
30efa5a3 2202 current_itr = max(q_vector->rx_itr, q_vector->tx_itr);
f494e8fa
AV		 2203
2204 switch (current_itr) {
2205 /* counts and packets in update_itr are dependent on these numbers */
2206 case lowest_latency:
2207 new_itr = 100000;
2208 break;
2209 case low_latency:
2210 new_itr = 20000; /* aka hwitr = ~200 */
2211 break;
2212 case bulk_latency:
2213 new_itr = 8000;
2214 break;
2215 default:
2216 break;
2217 }
2218
2219 if (new_itr != q_vector->eitr) {
fe49f04a
AD		 2220 /* do an exponential smoothing */
2221 new_itr = ((q_vector->eitr * 90)/100) + ((new_itr * 10)/100);
509ee935
JB		 2222
2223 /* save the algorithm value here, not the smoothed one */
2224 q_vector->eitr = new_itr;
fe49f04a
AD		 2225
2226 ixgbe_write_eitr(q_vector);
f494e8fa 2227 }
f494e8fa
AV		 2228}
2229
79aefa45
AD		 2230/**
2231 * ixgbe_irq_enable - Enable default interrupt generation settings
2232 * @adapter: board private structure
2233 **/
2234static inline void ixgbe_irq_enable(struct ixgbe_adapter *adapter)
2235{
2236 u32 mask;
835462fc
NS		 2237
2238 mask = (IXGBE_EIMS_ENABLE_MASK & ~IXGBE_EIMS_RTX_QUEUE);
119fc60a
MC		 2239 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
2240 mask |= IXGBE_EIMS_GPI_SDP0;
6ab33d51
DM		 2241 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE)
2242 mask |= IXGBE_EIMS_GPI_SDP1;
e8e26350 2243 if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
2a41ff81 2244 mask |= IXGBE_EIMS_ECC;
e8e26350
PW		 2245 mask |= IXGBE_EIMS_GPI_SDP1;
2246 mask |= IXGBE_EIMS_GPI_SDP2;
1cdd1ec8
GR		 2247 if (adapter->num_vfs)
2248 mask |= IXGBE_EIMS_MAILBOX;
e8e26350 2249 }
c4cf55e5
PWJ		 2250 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
2251 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
2252 mask |= IXGBE_EIMS_FLOW_DIR;
e8e26350 2253
79aefa45 2254 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMS, mask);
835462fc 2255 ixgbe_irq_enable_queues(adapter, ~0);
79aefa45 2256 IXGBE_WRITE_FLUSH(&adapter->hw);
1cdd1ec8
GR		 2257
2258 if (adapter->num_vfs > 32) {
2259 u32 eitrsel = (1 << (adapter->num_vfs - 32)) - 1;
2260 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, eitrsel);
2261 }
79aefa45 2262}
021230d4 2263
9a799d71 2264/**
021230d4 2265 * ixgbe_intr - legacy mode Interrupt Handler
9a799d71
AK		 2266 * @irq: interrupt number
2267 * @data: pointer to a network interface device structure
9a799d71
AK		 2268 **/
2269static irqreturn_t ixgbe_intr(int irq, void *data)
2270{
2271 struct net_device *netdev = data;
2272 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2273 struct ixgbe_hw *hw = &adapter->hw;
7a921c93 2274 struct ixgbe_q_vector *q_vector = adapter->q_vector[0];
9a799d71
AK		 2275 u32 eicr;
2276
54037505
DS		 2277 /*
2278 * Workaround for silicon errata. Mask the interrupts
2279 * before the read of EICR.
2280 */
2281 IXGBE_WRITE_REG(hw, IXGBE_EIMC, IXGBE_IRQ_CLEAR_MASK);
2282
021230d4
AV		 2283 /* for NAPI, using EIAM to auto-mask tx/rx interrupt bits on read
2284 * therefore no explict interrupt disable is necessary */
2285 eicr = IXGBE_READ_REG(hw, IXGBE_EICR);
f47cf66e
JB		 2286 if (!eicr) {
2287 /* shared interrupt alert!
2288 * make sure interrupts are enabled because the read will
2289 * have disabled interrupts due to EIAM */
2290 ixgbe_irq_enable(adapter);
9a799d71 2291 return IRQ_NONE; /* Not our interrupt */
f47cf66e 2292 }
9a799d71 2293
cf8280ee
JB		 2294 if (eicr & IXGBE_EICR_LSC)
2295 ixgbe_check_lsc(adapter);
021230d4 2296
e8e26350
PW		 2297 if (hw->mac.type == ixgbe_mac_82599EB)
2298 ixgbe_check_sfp_event(adapter, eicr);
2299
0befdb3e 2300 ixgbe_check_fan_failure(adapter, eicr);
119fc60a
MC		 2301 if ((adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) &&
2302 ((eicr & IXGBE_EICR_GPI_SDP0) || (eicr & IXGBE_EICR_LSC)))
2303 schedule_work(&adapter->check_overtemp_task);
0befdb3e 2304
7a921c93 2305 if (napi_schedule_prep(&(q_vector->napi))) {
4a0b9ca0
PW		 2306 adapter->tx_ring[0]->total_packets = 0;
2307 adapter->tx_ring[0]->total_bytes = 0;
2308 adapter->rx_ring[0]->total_packets = 0;
2309 adapter->rx_ring[0]->total_bytes = 0;
021230d4 2310 /* would disable interrupts here but EIAM disabled it */
7a921c93 2311 __napi_schedule(&(q_vector->napi));
9a799d71
AK		 2312 }
2313
2314 return IRQ_HANDLED;
2315}
2316
021230d4
AV		 2317static inline void ixgbe_reset_q_vectors(struct ixgbe_adapter *adapter)
2318{
2319 int i, q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
2320
2321 for (i = 0; i < q_vectors; i++) {
7a921c93 2322 struct ixgbe_q_vector *q_vector = adapter->q_vector[i];
021230d4
AV		 2323 bitmap_zero(q_vector->rxr_idx, MAX_RX_QUEUES);
2324 bitmap_zero(q_vector->txr_idx, MAX_TX_QUEUES);
2325 q_vector->rxr_count = 0;
2326 q_vector->txr_count = 0;
2327 }
2328}
2329
9a799d71
AK		 2330/**
2331 * ixgbe_request_irq - initialize interrupts
2332 * @adapter: board private structure
2333 *
2334 * Attempts to configure interrupts using the best available
2335 * capabilities of the hardware and kernel.
2336 **/
021230d4 2337static int ixgbe_request_irq(struct ixgbe_adapter *adapter)
9a799d71
AK		 2338{
2339 struct net_device *netdev = adapter->netdev;
021230d4 2340 int err;
9a799d71 2341
021230d4
AV		 2342 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
2343 err = ixgbe_request_msix_irqs(adapter);
2344 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
a0607fd3 2345 err = request_irq(adapter->pdev->irq, ixgbe_intr, 0,
b4617240 2346 netdev->name, netdev);
021230d4 2347 } else {
a0607fd3 2348 err = request_irq(adapter->pdev->irq, ixgbe_intr, IRQF_SHARED,
b4617240 2349 netdev->name, netdev);
9a799d71
AK		 2350 }
2351
9a799d71 2352 if (err)
396e799c 2353 e_err(probe, "request_irq failed, Error %d\n", err);
9a799d71 2354
9a799d71
AK		 2355 return err;
2356}
2357
2358static void ixgbe_free_irq(struct ixgbe_adapter *adapter)
2359{
2360 struct net_device *netdev = adapter->netdev;
2361
2362 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
021230d4 2363 int i, q_vectors;
9a799d71 2364
021230d4
AV		 2365 q_vectors = adapter->num_msix_vectors;
2366
2367 i = q_vectors - 1;
9a799d71 2368 free_irq(adapter->msix_entries[i].vector, netdev);
9a799d71 2369
021230d4
AV		 2370 i--;
2371 for (; i >= 0; i--) {
2372 free_irq(adapter->msix_entries[i].vector,
7a921c93 2373 adapter->q_vector[i]);
021230d4
AV		 2374 }
2375
2376 ixgbe_reset_q_vectors(adapter);
2377 } else {
2378 free_irq(adapter->pdev->irq, netdev);
9a799d71
AK		 2379 }
2380}
2381
22d5a71b
JB		 2382/**
2383 * ixgbe_irq_disable - Mask off interrupt generation on the NIC
2384 * @adapter: board private structure
2385 **/
2386static inline void ixgbe_irq_disable(struct ixgbe_adapter *adapter)
2387{
835462fc
NS		 2388 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
2389 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, ~0);
2390 } else {
2391 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC, 0xFFFF0000);
2392 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(0), ~0);
22d5a71b 2393 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EIMC_EX(1), ~0);
1cdd1ec8
GR		 2394 if (adapter->num_vfs > 32)
2395 IXGBE_WRITE_REG(&adapter->hw, IXGBE_EITRSEL, 0);
22d5a71b
JB		 2396 }
2397 IXGBE_WRITE_FLUSH(&adapter->hw);
2398 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
2399 int i;
2400 for (i = 0; i < adapter->num_msix_vectors; i++)
2401 synchronize_irq(adapter->msix_entries[i].vector);
2402 } else {
2403 synchronize_irq(adapter->pdev->irq);
2404 }
2405}
2406
9a799d71
AK		 2407/**
2408 * ixgbe_configure_msi_and_legacy - Initialize PIN (INTA...) and MSI interrupts
2409 *
2410 **/
2411static void ixgbe_configure_msi_and_legacy(struct ixgbe_adapter *adapter)
2412{
9a799d71
AK		 2413 struct ixgbe_hw *hw = &adapter->hw;
2414
021230d4 2415 IXGBE_WRITE_REG(hw, IXGBE_EITR(0),
f7554a2b 2416 EITR_INTS_PER_SEC_TO_REG(adapter->rx_eitr_param));
9a799d71 2417
e8e26350
PW		 2418 ixgbe_set_ivar(adapter, 0, 0, 0);
2419 ixgbe_set_ivar(adapter, 1, 0, 0);
021230d4
AV		 2420
2421 map_vector_to_rxq(adapter, 0, 0);
2422 map_vector_to_txq(adapter, 0, 0);
2423
396e799c 2424 e_info(hw, "Legacy interrupt IVAR setup done\n");
9a799d71
AK		 2425}
2426
43e69bf0
AD		 2427/**
2428 * ixgbe_configure_tx_ring - Configure 8259x Tx ring after Reset
2429 * @adapter: board private structure
2430 * @ring: structure containing ring specific data
2431 *
2432 * Configure the Tx descriptor ring after a reset.
2433 **/
2434 static void ixgbe_configure_tx_ring(struct ixgbe_adapter *adapter,
2435 struct ixgbe_ring *ring)
2436{
2437 struct ixgbe_hw *hw = &adapter->hw;
2438 u64 tdba = ring->dma;
2439 u16 reg_idx = ring->reg_idx;
2440
2441 IXGBE_WRITE_REG(hw, IXGBE_TDBAL(reg_idx),
2442 (tdba & DMA_BIT_MASK(32)));
2443 IXGBE_WRITE_REG(hw, IXGBE_TDBAH(reg_idx), (tdba >> 32));
2444 IXGBE_WRITE_REG(hw, IXGBE_TDLEN(reg_idx),
2445 ring->count * sizeof(union ixgbe_adv_tx_desc));
2446 IXGBE_WRITE_REG(hw, IXGBE_TDH(reg_idx), 0);
2447 IXGBE_WRITE_REG(hw, IXGBE_TDT(reg_idx), 0);
2448 ring->head = IXGBE_TDH(reg_idx);
2449 ring->tail = IXGBE_TDT(reg_idx);
2450
2451}
2452
120ff942
AD		 2453static void ixgbe_setup_mtqc(struct ixgbe_adapter *adapter)
2454{
2455 struct ixgbe_hw *hw = &adapter->hw;
2456 u32 rttdcs;
2457 u32 mask;
2458
2459 if (hw->mac.type == ixgbe_mac_82598EB)
2460 return;
2461
2462 /* disable the arbiter while setting MTQC */
2463 rttdcs = IXGBE_READ_REG(hw, IXGBE_RTTDCS);
2464 rttdcs |= IXGBE_RTTDCS_ARBDIS;
2465 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
2466
2467 /* set transmit pool layout */
2468 mask = (IXGBE_FLAG_SRIOV_ENABLED | IXGBE_FLAG_DCB_ENABLED);
2469 switch (adapter->flags & mask) {
2470
2471 case (IXGBE_FLAG_SRIOV_ENABLED):
2472 IXGBE_WRITE_REG(hw, IXGBE_MTQC,
2473 (IXGBE_MTQC_VT_ENA | IXGBE_MTQC_64VF));
2474 break;
2475
2476 case (IXGBE_FLAG_DCB_ENABLED):
2477 /* We enable 8 traffic classes, DCB only */
2478 IXGBE_WRITE_REG(hw, IXGBE_MTQC,
2479 (IXGBE_MTQC_RT_ENA | IXGBE_MTQC_8TC_8TQ));
2480 break;
2481
2482 default:
2483 IXGBE_WRITE_REG(hw, IXGBE_MTQC, IXGBE_MTQC_64Q_1PB);
2484 break;
2485 }
2486
2487 /* re-enable the arbiter */
2488 rttdcs &= ~IXGBE_RTTDCS_ARBDIS;
2489 IXGBE_WRITE_REG(hw, IXGBE_RTTDCS, rttdcs);
2490}
2491
9a799d71 2492/**
3a581073 2493 * ixgbe_configure_tx - Configure 8259x Transmit Unit after Reset
9a799d71
AK		 2494 * @adapter: board private structure
2495 *
2496 * Configure the Tx unit of the MAC after a reset.
2497 **/
2498static void ixgbe_configure_tx(struct ixgbe_adapter *adapter)
2499{
43e69bf0 2500 u32 i;
9a799d71
AK		 2501
2502 /* Setup the HW Tx Head and Tail descriptor pointers */
43e69bf0
AD		 2503 for (i = 0; i < adapter->num_tx_queues; i++)
2504 ixgbe_configure_tx_ring(adapter, adapter->tx_ring[i]);
ee5f784a 2505
120ff942 2506 ixgbe_setup_mtqc(adapter);
9a799d71
AK		 2507}
2508
e8e26350 2509#define IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT 2
cc41ac7c 2510
a6616b42
YZ		 2511static void ixgbe_configure_srrctl(struct ixgbe_adapter *adapter,
2512 struct ixgbe_ring *rx_ring)
cc41ac7c 2513{
cc41ac7c 2514 u32 srrctl;
a6616b42 2515 int index;
0cefafad 2516 struct ixgbe_ring_feature *feature = adapter->ring_feature;
3be1adfb 2517
a6616b42
YZ		 2518 index = rx_ring->reg_idx;
2519 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
2520 unsigned long mask;
0cefafad 2521 mask = (unsigned long) feature[RING_F_RSS].mask;
3be1adfb 2522 index = index & mask;
cc41ac7c 2523 }
cc41ac7c
JB		 2524 srrctl = IXGBE_READ_REG(&adapter->hw, IXGBE_SRRCTL(index));
2525
2526 srrctl &= ~IXGBE_SRRCTL_BSIZEHDR_MASK;
2527 srrctl &= ~IXGBE_SRRCTL_BSIZEPKT_MASK;
2528
afafd5b0
AD		 2529 srrctl |= (IXGBE_RX_HDR_SIZE << IXGBE_SRRCTL_BSIZEHDRSIZE_SHIFT) &
2530 IXGBE_SRRCTL_BSIZEHDR_MASK;
2531
6e455b89 2532 if (rx_ring->flags & IXGBE_RING_RX_PS_ENABLED) {
afafd5b0
AD		 2533#if (PAGE_SIZE / 2) > IXGBE_MAX_RXBUFFER
2534 srrctl |= IXGBE_MAX_RXBUFFER >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
2535#else
2536 srrctl |= (PAGE_SIZE / 2) >> IXGBE_SRRCTL_BSIZEPKT_SHIFT;
2537#endif
cc41ac7c 2538 srrctl |= IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS;
cc41ac7c 2539 } else {
afafd5b0
AD		 2540 srrctl |= ALIGN(rx_ring->rx_buf_len, 1024) >>
2541 IXGBE_SRRCTL_BSIZEPKT_SHIFT;
cc41ac7c 2542 srrctl |= IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF;
cc41ac7c 2543 }
e8e26350 2544
cc41ac7c
JB		 2545 IXGBE_WRITE_REG(&adapter->hw, IXGBE_SRRCTL(index), srrctl);
2546}
9a799d71 2547
05abb126 2548static void ixgbe_setup_mrqc(struct ixgbe_adapter *adapter)
0cefafad 2549{
05abb126
AD		 2550 struct ixgbe_hw *hw = &adapter->hw;
2551 static const u32 seed[10] = { 0xE291D73D, 0x1805EC6C, 0x2A94B30D,
2552 0xA54F2BEC, 0xEA49AF7C, 0xE214AD3D, 0xB855AABE,
2553 0x6A3E67EA, 0x14364D17, 0x3BED200D};
2554 u32 mrqc = 0, reta = 0;
2555 u32 rxcsum;
2556 int i, j;
0cefafad
JB		 2557 int mask;
2558
05abb126
AD		 2559 /* Fill out hash function seeds */
2560 for (i = 0; i < 10; i++)
2561 IXGBE_WRITE_REG(hw, IXGBE_RSSRK(i), seed[i]);
2562
2563 /* Fill out redirection table */
2564 for (i = 0, j = 0; i < 128; i++, j++) {
2565 if (j == adapter->ring_feature[RING_F_RSS].indices)
2566 j = 0;
2567 /* reta = 4-byte sliding window of
2568 * 0x00..(indices-1)(indices-1)00..etc. */
2569 reta = (reta << 8) | (j * 0x11);
2570 if ((i & 3) == 3)
2571 IXGBE_WRITE_REG(hw, IXGBE_RETA(i >> 2), reta);
2572 }
0cefafad 2573
05abb126
AD		 2574 /* Disable indicating checksum in descriptor, enables RSS hash */
2575 rxcsum = IXGBE_READ_REG(hw, IXGBE_RXCSUM);
2576 rxcsum |= IXGBE_RXCSUM_PCSD;
2577 IXGBE_WRITE_REG(hw, IXGBE_RXCSUM, rxcsum);
2578
2579 if (adapter->hw.mac.type == ixgbe_mac_82598EB)
2580 mask = adapter->flags & IXGBE_FLAG_RSS_ENABLED;
2581 else
2582 mask = adapter->flags & (IXGBE_FLAG_RSS_ENABLED
0cefafad 2583#ifdef CONFIG_IXGBE_DCB
05abb126 2584 | IXGBE_FLAG_DCB_ENABLED
0cefafad 2585#endif
05abb126
AD		 2586 | IXGBE_FLAG_SRIOV_ENABLED
2587 );
0cefafad
JB		 2588
2589 switch (mask) {
2590 case (IXGBE_FLAG_RSS_ENABLED):
2591 mrqc = IXGBE_MRQC_RSSEN;
2592 break;
1cdd1ec8
GR		 2593 case (IXGBE_FLAG_SRIOV_ENABLED):
2594 mrqc = IXGBE_MRQC_VMDQEN;
2595 break;
0cefafad
JB		 2596#ifdef CONFIG_IXGBE_DCB
2597 case (IXGBE_FLAG_DCB_ENABLED):
2598 mrqc = IXGBE_MRQC_RT8TCEN;
2599 break;
2600#endif /* CONFIG_IXGBE_DCB */
2601 default:
2602 break;
2603 }
2604
05abb126
AD		 2605 /* Perform hash on these packet types */
2606 mrqc |= IXGBE_MRQC_RSS_FIELD_IPV4
2607 | IXGBE_MRQC_RSS_FIELD_IPV4_TCP
2608 | IXGBE_MRQC_RSS_FIELD_IPV6
2609 | IXGBE_MRQC_RSS_FIELD_IPV6_TCP;
2610
2611 IXGBE_WRITE_REG(hw, IXGBE_MRQC, mrqc);
0cefafad
JB		 2612}
2613
bb5a9ad2
NS		 2614/**
2615 * ixgbe_configure_rscctl - enable RSC for the indicated ring
2616 * @adapter: address of board private structure
2617 * @index: index of ring to set
bb5a9ad2 2618 **/
7367096a
AD		 2619static void ixgbe_configure_rscctl(struct ixgbe_adapter *adapter,
2620 struct ixgbe_ring *ring)
bb5a9ad2 2621{
bb5a9ad2 2622 struct ixgbe_hw *hw = &adapter->hw;
bb5a9ad2 2623 u32 rscctrl;
edd2ea55 2624 int rx_buf_len;
7367096a
AD		 2625 u16 reg_idx = ring->reg_idx;
2626
2627 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED))
2628 return;
bb5a9ad2 2629
7367096a
AD		 2630 rx_buf_len = ring->rx_buf_len;
2631 rscctrl = IXGBE_READ_REG(hw, IXGBE_RSCCTL(reg_idx));
bb5a9ad2
NS		 2632 rscctrl |= IXGBE_RSCCTL_RSCEN;
2633 /*
2634 * we must limit the number of descriptors so that the
2635 * total size of max desc * buf_len is not greater
2636 * than 65535
2637 */
7367096a 2638 if (ring->flags & IXGBE_RING_RX_PS_ENABLED) {
bb5a9ad2
NS		 2639#if (MAX_SKB_FRAGS > 16)
2640 rscctrl |= IXGBE_RSCCTL_MAXDESC_16;
2641#elif (MAX_SKB_FRAGS > 8)
2642 rscctrl |= IXGBE_RSCCTL_MAXDESC_8;
2643#elif (MAX_SKB_FRAGS > 4)
2644 rscctrl |= IXGBE_RSCCTL_MAXDESC_4;
2645#else
2646 rscctrl |= IXGBE_RSCCTL_MAXDESC_1;
2647#endif
2648 } else {
2649 if (rx_buf_len < IXGBE_RXBUFFER_4096)
2650 rscctrl |= IXGBE_RSCCTL_MAXDESC_16;
2651 else if (rx_buf_len < IXGBE_RXBUFFER_8192)
2652 rscctrl |= IXGBE_RSCCTL_MAXDESC_8;
2653 else
2654 rscctrl |= IXGBE_RSCCTL_MAXDESC_4;
2655 }
7367096a 2656 IXGBE_WRITE_REG(hw, IXGBE_RSCCTL(reg_idx), rscctrl);
bb5a9ad2
NS		 2657}
2658
acd37177
AD		 2659static void ixgbe_configure_rx_ring(struct ixgbe_adapter *adapter,
2660 struct ixgbe_ring *ring)
2661{
2662 struct ixgbe_hw *hw = &adapter->hw;
2663 u64 rdba = ring->dma;
2664 u16 reg_idx = ring->reg_idx;
2665
2666 IXGBE_WRITE_REG(hw, IXGBE_RDBAL(reg_idx), (rdba & DMA_BIT_MASK(32)));
2667 IXGBE_WRITE_REG(hw, IXGBE_RDBAH(reg_idx), (rdba >> 32));
2668 IXGBE_WRITE_REG(hw, IXGBE_RDLEN(reg_idx),
2669 ring->count * sizeof(union ixgbe_adv_rx_desc));
2670 IXGBE_WRITE_REG(hw, IXGBE_RDH(reg_idx), 0);
2671 IXGBE_WRITE_REG(hw, IXGBE_RDT(reg_idx), 0);
2672 ring->head = IXGBE_RDH(reg_idx);
2673 ring->tail = IXGBE_RDT(reg_idx);
2674}
2675
48654521
AD		 2676static void ixgbe_setup_psrtype(struct ixgbe_adapter *adapter)
2677{
2678 struct ixgbe_hw *hw = &adapter->hw;
2679 int p;
2680
2681 /* PSRTYPE must be initialized in non 82598 adapters */
2682 u32 psrtype = IXGBE_PSRTYPE_TCPHDR |
2683 IXGBE_PSRTYPE_UDPHDR |
2684 IXGBE_PSRTYPE_IPV4HDR |
2685 IXGBE_PSRTYPE_L2HDR |
2686 IXGBE_PSRTYPE_IPV6HDR;
2687
2688 if (hw->mac.type == ixgbe_mac_82598EB)
2689 return;
2690
2691 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED)
2692 psrtype |= (adapter->num_rx_queues_per_pool << 29);
2693
2694 for (p = 0; p < adapter->num_rx_pools; p++)
2695 IXGBE_WRITE_REG(hw, IXGBE_PSRTYPE(adapter->num_vfs + p),
2696 psrtype);
2697}
2698
477de6ed 2699static void ixgbe_set_rx_buffer_len(struct ixgbe_adapter *adapter)
9a799d71 2700{
9a799d71
AK		 2701 struct ixgbe_hw *hw = &adapter->hw;
2702 struct net_device *netdev = adapter->netdev;
2703 int max_frame = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
7c6e0a43 2704 int rx_buf_len;
477de6ed
AD		 2705 struct ixgbe_ring *rx_ring;
2706 int i;
2707 u32 mhadd, hlreg0;
48654521 2708
9a799d71 2709 /* Decide whether to use packet split mode or not */
1cdd1ec8
GR		 2710 /* Do not use packet split if we're in SR-IOV Mode */
2711 if (!adapter->num_vfs)
2712 adapter->flags |= IXGBE_FLAG_RX_PS_ENABLED;
9a799d71
AK		 2713
2714 /* Set the RX buffer length according to the mode */
2715 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED) {
7c6e0a43 2716 rx_buf_len = IXGBE_RX_HDR_SIZE;
9a799d71 2717 } else {
0c19d6af 2718 if (!(adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) &&
f8212f97 2719 (netdev->mtu <= ETH_DATA_LEN))
7c6e0a43 2720 rx_buf_len = MAXIMUM_ETHERNET_VLAN_SIZE;
9a799d71 2721 else
477de6ed 2722 rx_buf_len = ALIGN(max_frame + VLAN_HLEN, 1024);
9a799d71
AK		 2723 }
2724
63f39bd1 2725#ifdef IXGBE_FCOE
477de6ed
AD		 2726 /* adjust max frame to be able to do baby jumbo for FCoE */
2727 if ((adapter->flags & IXGBE_FLAG_FCOE_ENABLED) &&
2728 (max_frame < IXGBE_FCOE_JUMBO_FRAME_SIZE))
2729 max_frame = IXGBE_FCOE_JUMBO_FRAME_SIZE;
9a799d71 2730
477de6ed
AD		 2731#endif /* IXGBE_FCOE */
2732 mhadd = IXGBE_READ_REG(hw, IXGBE_MHADD);
2733 if (max_frame != (mhadd >> IXGBE_MHADD_MFS_SHIFT)) {
2734 mhadd &= ~IXGBE_MHADD_MFS_MASK;
2735 mhadd |= max_frame << IXGBE_MHADD_MFS_SHIFT;
2736
2737 IXGBE_WRITE_REG(hw, IXGBE_MHADD, mhadd);
2738 }
2739
2740 hlreg0 = IXGBE_READ_REG(hw, IXGBE_HLREG0);
2741 /* set jumbo enable since MHADD.MFS is keeping size locked at max_frame */
2742 hlreg0 |= IXGBE_HLREG0_JUMBOEN;
2743 IXGBE_WRITE_REG(hw, IXGBE_HLREG0, hlreg0);
9a799d71 2744
0cefafad
JB		 2745 /*
2746 * Setup the HW Rx Head and Tail Descriptor Pointers and
2747 * the Base and Length of the Rx Descriptor Ring
2748 */
9a799d71 2749 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0 2750 rx_ring = adapter->rx_ring[i];
a6616b42 2751 rx_ring->rx_buf_len = rx_buf_len;
cc41ac7c 2752
6e455b89
YZ		 2753 if (adapter->flags & IXGBE_FLAG_RX_PS_ENABLED)
2754 rx_ring->flags |= IXGBE_RING_RX_PS_ENABLED;
1b3ff02e
PWJ		 2755 else
2756 rx_ring->flags &= ~IXGBE_RING_RX_PS_ENABLED;
cc41ac7c 2757
63f39bd1 2758#ifdef IXGBE_FCOE
477de6ed
AD		 2759 if (netdev->features & NETIF_F_FCOE_MTU)
2760 {
63f39bd1
YZ		 2761 struct ixgbe_ring_feature *f;
2762 f = &adapter->ring_feature[RING_F_FCOE];
6e455b89
YZ		 2763 if ((i >= f->mask) && (i < f->mask + f->indices)) {
2764 rx_ring->flags &= ~IXGBE_RING_RX_PS_ENABLED;
2765 if (rx_buf_len < IXGBE_FCOE_JUMBO_FRAME_SIZE)
2766 rx_ring->rx_buf_len =
2767 IXGBE_FCOE_JUMBO_FRAME_SIZE;
2768 }
63f39bd1 2769 }
63f39bd1 2770#endif /* IXGBE_FCOE */
477de6ed
AD		 2771 }
2772
2773}
2774
7367096a
AD		 2775static void ixgbe_setup_rdrxctl(struct ixgbe_adapter *adapter)
2776{
2777 struct ixgbe_hw *hw = &adapter->hw;
2778 u32 rdrxctl = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
2779
2780 switch (hw->mac.type) {
2781 case ixgbe_mac_82598EB:
2782 /*
2783 * For VMDq support of different descriptor types or
2784 * buffer sizes through the use of multiple SRRCTL
2785 * registers, RDRXCTL.MVMEN must be set to 1
2786 *
2787 * also, the manual doesn't mention it clearly but DCA hints
2788 * will only use queue 0's tags unless this bit is set. Side
2789 * effects of setting this bit are only that SRRCTL must be
2790 * fully programmed [0..15]
2791 */
2792 rdrxctl |= IXGBE_RDRXCTL_MVMEN;
2793 break;
2794 case ixgbe_mac_82599EB:
2795 /* Disable RSC for ACK packets */
2796 IXGBE_WRITE_REG(hw, IXGBE_RSCDBU,
2797 (IXGBE_RSCDBU_RSCACKDIS | IXGBE_READ_REG(hw, IXGBE_RSCDBU)));
2798 rdrxctl &= ~IXGBE_RDRXCTL_RSCFRSTSIZE;
2799 /* hardware requires some bits to be set by default */
2800 rdrxctl |= (IXGBE_RDRXCTL_RSCACKC | IXGBE_RDRXCTL_FCOE_WRFIX);
2801 rdrxctl |= IXGBE_RDRXCTL_CRCSTRIP;
2802 break;
2803 default:
2804 /* We should do nothing since we don't know this hardware */
2805 return;
2806 }
2807
2808 IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, rdrxctl);
2809}
2810
477de6ed
AD		 2811/**
2812 * ixgbe_configure_rx - Configure 8259x Receive Unit after Reset
2813 * @adapter: board private structure
2814 *
2815 * Configure the Rx unit of the MAC after a reset.
2816 **/
2817static void ixgbe_configure_rx(struct ixgbe_adapter *adapter)
2818{
2819 struct ixgbe_hw *hw = &adapter->hw;
2820 struct ixgbe_ring *rx_ring;
2821 int i;
2822 u32 rxctrl;
2823 u32 gcr_ext;
477de6ed
AD		 2824
2825 /* disable receives while setting up the descriptors */
2826 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
2827 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
2828
2829 ixgbe_setup_psrtype(adapter);
7367096a 2830 ixgbe_setup_rdrxctl(adapter);
477de6ed
AD		 2831
2832 /* set_rx_buffer_len must be called before ring initialization */
2833 ixgbe_set_rx_buffer_len(adapter);
2834
2835 /*
2836 * Setup the HW Rx Head and Tail Descriptor Pointers and
2837 * the Base and Length of the Rx Descriptor Ring
2838 */
2839 for (i = 0; i < adapter->num_rx_queues; i++) {
2840 rx_ring = adapter->rx_ring[i];
acd37177 2841 ixgbe_configure_rx_ring(adapter, rx_ring);
a6616b42 2842 ixgbe_configure_srrctl(adapter, rx_ring);
7367096a 2843 ixgbe_configure_rscctl(adapter, rx_ring);
2f90b865 2844 }
177db6ff 2845
1cdd1ec8
GR		 2846 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
2847 u32 vt_reg_bits;
2848 u32 reg_offset, vf_shift;
2849 u32 vmdctl = IXGBE_READ_REG(hw, IXGBE_VT_CTL);
2850 vt_reg_bits = IXGBE_VMD_CTL_VMDQ_EN
2851 | IXGBE_VT_CTL_REPLEN;
2852 vt_reg_bits |= (adapter->num_vfs <<
2853 IXGBE_VT_CTL_POOL_SHIFT);
2854 IXGBE_WRITE_REG(hw, IXGBE_VT_CTL, vmdctl | vt_reg_bits);
2855 IXGBE_WRITE_REG(hw, IXGBE_MRQC, 0);
2856
2857 vf_shift = adapter->num_vfs % 32;
2858 reg_offset = adapter->num_vfs / 32;
2859 IXGBE_WRITE_REG(hw, IXGBE_VFRE(0), 0);
2860 IXGBE_WRITE_REG(hw, IXGBE_VFRE(1), 0);
2861 IXGBE_WRITE_REG(hw, IXGBE_VFTE(0), 0);
2862 IXGBE_WRITE_REG(hw, IXGBE_VFTE(1), 0);
2863 /* Enable only the PF's pool for Tx/Rx */
2864 IXGBE_WRITE_REG(hw, IXGBE_VFRE(reg_offset), (1 << vf_shift));
2865 IXGBE_WRITE_REG(hw, IXGBE_VFTE(reg_offset), (1 << vf_shift));
2866 IXGBE_WRITE_REG(hw, IXGBE_PFDTXGSWC, IXGBE_PFDTXGSWC_VT_LBEN);
1cdd1ec8
GR		 2867 }
2868
e8e26350 2869 /* Program MRQC for the distribution of queues */
05abb126 2870 ixgbe_setup_mrqc(adapter);
9a799d71 2871
1cdd1ec8 2872 if (adapter->num_vfs) {
1cdd1ec8
GR		 2873 /* Map PF MAC address in RAR Entry 0 to first pool
2874 * following VFs */
2875 hw->mac.ops.set_vmdq(hw, 0, adapter->num_vfs);
2876
2877 /* Set up VF register offsets for selected VT Mode, i.e.
2878 * 64 VFs for SR-IOV */
826437d3
AD		 2879 gcr_ext = IXGBE_READ_REG(hw, IXGBE_GCR_EXT);
2880 gcr_ext |= IXGBE_GCR_EXT_SRIOV;
2881 IXGBE_WRITE_REG(hw, IXGBE_GCR_EXT, gcr_ext);
1cdd1ec8 2882 }
9a799d71
AK		 2883}
2884
068c89b0
DS		 2885static void ixgbe_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
2886{
2887 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2888 struct ixgbe_hw *hw = &adapter->hw;
1ada1b1b 2889 int pool_ndx = adapter->num_vfs;
068c89b0
DS		 2890
2891 /* add VID to filter table */
1ada1b1b 2892 hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, true);
068c89b0
DS		 2893}
2894
2895static void ixgbe_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
2896{
2897 struct ixgbe_adapter *adapter = netdev_priv(netdev);
2898 struct ixgbe_hw *hw = &adapter->hw;
1ada1b1b 2899 int pool_ndx = adapter->num_vfs;
068c89b0
DS		 2900
2901 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2902 ixgbe_irq_disable(adapter);
2903
2904 vlan_group_set_device(adapter->vlgrp, vid, NULL);
2905
2906 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2907 ixgbe_irq_enable(adapter);
2908
2909 /* remove VID from filter table */
1ada1b1b 2910 hw->mac.ops.set_vfta(&adapter->hw, vid, pool_ndx, false);
068c89b0
DS		 2911}
2912
5f6c0181
JB		 2913/**
2914 * ixgbe_vlan_filter_disable - helper to disable hw vlan filtering
2915 * @adapter: driver data
2916 */
2917static void ixgbe_vlan_filter_disable(struct ixgbe_adapter *adapter)
2918{
2919 struct ixgbe_hw *hw = &adapter->hw;
2920 u32 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2921 int i, j;
2922
2923 switch (hw->mac.type) {
2924 case ixgbe_mac_82598EB:
38e0bd98
YZ		 2925 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
2926#ifdef CONFIG_IXGBE_DCB
2927 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED))
2928 vlnctrl &= ~IXGBE_VLNCTRL_VME;
2929#endif
5f6c0181
JB		 2930 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
2931 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
2932 break;
2933 case ixgbe_mac_82599EB:
2934 vlnctrl &= ~IXGBE_VLNCTRL_VFE;
2935 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
2936 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
38e0bd98
YZ		 2937#ifdef CONFIG_IXGBE_DCB
2938 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED)
2939 break;
2940#endif
5f6c0181
JB		 2941 for (i = 0; i < adapter->num_rx_queues; i++) {
2942 j = adapter->rx_ring[i]->reg_idx;
2943 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
2944 vlnctrl &= ~IXGBE_RXDCTL_VME;
2945 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
2946 }
2947 break;
2948 default:
2949 break;
2950 }
2951}
2952
2953/**
2954 * ixgbe_vlan_filter_enable - helper to enable hw vlan filtering
2955 * @adapter: driver data
2956 */
2957static void ixgbe_vlan_filter_enable(struct ixgbe_adapter *adapter)
2958{
2959 struct ixgbe_hw *hw = &adapter->hw;
2960 u32 vlnctrl = IXGBE_READ_REG(hw, IXGBE_VLNCTRL);
2961 int i, j;
2962
2963 switch (hw->mac.type) {
2964 case ixgbe_mac_82598EB:
2965 vlnctrl |= IXGBE_VLNCTRL_VME | IXGBE_VLNCTRL_VFE;
2966 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
2967 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
2968 break;
2969 case ixgbe_mac_82599EB:
2970 vlnctrl |= IXGBE_VLNCTRL_VFE;
2971 vlnctrl &= ~IXGBE_VLNCTRL_CFIEN;
2972 IXGBE_WRITE_REG(hw, IXGBE_VLNCTRL, vlnctrl);
2973 for (i = 0; i < adapter->num_rx_queues; i++) {
2974 j = adapter->rx_ring[i]->reg_idx;
2975 vlnctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
2976 vlnctrl |= IXGBE_RXDCTL_VME;
2977 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), vlnctrl);
2978 }
2979 break;
2980 default:
2981 break;
2982 }
2983}
2984
9a799d71 2985static void ixgbe_vlan_rx_register(struct net_device *netdev,
b4617240 2986 struct vlan_group *grp)
9a799d71
AK		 2987{
2988 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71 2989
d4f80882
AV		 2990 if (!test_bit(__IXGBE_DOWN, &adapter->state))
2991 ixgbe_irq_disable(adapter);
9a799d71
AK		 2992 adapter->vlgrp = grp;
2993
2f90b865
AD		 2994 /*
2995 * For a DCB driver, always enable VLAN tag stripping so we can
2996 * still receive traffic from a DCB-enabled host even if we're
2997 * not in DCB mode.
2998 */
5f6c0181 2999 ixgbe_vlan_filter_enable(adapter);
dc63d377 3000
e8e26350 3001 ixgbe_vlan_rx_add_vid(netdev, 0);
9a799d71 3002
d4f80882
AV		 3003 if (!test_bit(__IXGBE_DOWN, &adapter->state))
3004 ixgbe_irq_enable(adapter);
9a799d71
AK		 3005}
3006
9a799d71
AK		 3007static void ixgbe_restore_vlan(struct ixgbe_adapter *adapter)
3008{
3009 ixgbe_vlan_rx_register(adapter->netdev, adapter->vlgrp);
3010
3011 if (adapter->vlgrp) {
3012 u16 vid;
3013 for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) {
3014 if (!vlan_group_get_device(adapter->vlgrp, vid))
3015 continue;
3016 ixgbe_vlan_rx_add_vid(adapter->netdev, vid);
3017 }
3018 }
3019}
3020
2850062a
AD		 3021/**
3022 * ixgbe_write_uc_addr_list - write unicast addresses to RAR table
3023 * @netdev: network interface device structure
3024 *
3025 * Writes unicast address list to the RAR table.
3026 * Returns: -ENOMEM on failure/insufficient address space
3027 * 0 on no addresses written
3028 * X on writing X addresses to the RAR table
3029 **/
3030static int ixgbe_write_uc_addr_list(struct net_device *netdev)
3031{
3032 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3033 struct ixgbe_hw *hw = &adapter->hw;
3034 unsigned int vfn = adapter->num_vfs;
3035 unsigned int rar_entries = hw->mac.num_rar_entries - (vfn + 1);
3036 int count = 0;
3037
3038 /* return ENOMEM indicating insufficient memory for addresses */
3039 if (netdev_uc_count(netdev) > rar_entries)
3040 return -ENOMEM;
3041
3042 if (!netdev_uc_empty(netdev) && rar_entries) {
3043 struct netdev_hw_addr *ha;
3044 /* return error if we do not support writing to RAR table */
3045 if (!hw->mac.ops.set_rar)
3046 return -ENOMEM;
3047
3048 netdev_for_each_uc_addr(ha, netdev) {
3049 if (!rar_entries)
3050 break;
3051 hw->mac.ops.set_rar(hw, rar_entries--, ha->addr,
3052 vfn, IXGBE_RAH_AV);
3053 count++;
3054 }
3055 }
3056 /* write the addresses in reverse order to avoid write combining */
3057 for (; rar_entries > 0 ; rar_entries--)
3058 hw->mac.ops.clear_rar(hw, rar_entries);
3059
3060 return count;
3061}
3062
9a799d71 3063/**
2c5645cf 3064 * ixgbe_set_rx_mode - Unicast, Multicast and Promiscuous mode set
9a799d71
AK		 3065 * @netdev: network interface device structure
3066 *
2c5645cf
CL		 3067 * The set_rx_method entry point is called whenever the unicast/multicast
3068 * address list or the network interface flags are updated. This routine is
3069 * responsible for configuring the hardware for proper unicast, multicast and
3070 * promiscuous mode.
9a799d71 3071 **/
7f870475 3072void ixgbe_set_rx_mode(struct net_device *netdev)
9a799d71
AK		 3073{
3074 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3075 struct ixgbe_hw *hw = &adapter->hw;
2850062a
AD		 3076 u32 fctrl, vmolr = IXGBE_VMOLR_BAM | IXGBE_VMOLR_AUPE;
3077 int count;
9a799d71
AK		 3078
3079 /* Check for Promiscuous and All Multicast modes */
3080
3081 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
3082
f5dc442b
AD		 3083 /* set all bits that we expect to always be set */
3084 fctrl |= IXGBE_FCTRL_BAM;
3085 fctrl |= IXGBE_FCTRL_DPF; /* discard pause frames when FC enabled */
3086 fctrl |= IXGBE_FCTRL_PMCF;
3087
2850062a
AD		 3088 /* clear the bits we are changing the status of */
3089 fctrl &= ~(IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
3090
9a799d71 3091 if (netdev->flags & IFF_PROMISC) {
e433ea1f 3092 hw->addr_ctrl.user_set_promisc = true;
9a799d71 3093 fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
2850062a 3094 vmolr |= (IXGBE_VMOLR_ROPE | IXGBE_VMOLR_MPE);
5f6c0181
JB		 3095 /* don't hardware filter vlans in promisc mode */
3096 ixgbe_vlan_filter_disable(adapter);
9a799d71 3097 } else {
746b9f02
PM		 3098 if (netdev->flags & IFF_ALLMULTI) {
3099 fctrl |= IXGBE_FCTRL_MPE;
2850062a
AD		 3100 vmolr |= IXGBE_VMOLR_MPE;
3101 } else {
3102 /*
3103 * Write addresses to the MTA, if the attempt fails
3104 * then we should just turn on promiscous mode so
3105 * that we can at least receive multicast traffic
3106 */
3107 hw->mac.ops.update_mc_addr_list(hw, netdev);
3108 vmolr |= IXGBE_VMOLR_ROMPE;
746b9f02 3109 }
5f6c0181 3110 ixgbe_vlan_filter_enable(adapter);
e433ea1f 3111 hw->addr_ctrl.user_set_promisc = false;
2850062a
AD		 3112 /*
3113 * Write addresses to available RAR registers, if there is not
3114 * sufficient space to store all the addresses then enable
3115 * unicast promiscous mode
3116 */
3117 count = ixgbe_write_uc_addr_list(netdev);
3118 if (count < 0) {
3119 fctrl |= IXGBE_FCTRL_UPE;
3120 vmolr |= IXGBE_VMOLR_ROPE;
3121 }
9a799d71
AK		 3122 }
3123
2850062a 3124 if (adapter->num_vfs) {
1cdd1ec8 3125 ixgbe_restore_vf_multicasts(adapter);
2850062a
AD		 3126 vmolr |= IXGBE_READ_REG(hw, IXGBE_VMOLR(adapter->num_vfs)) &
3127 ~(IXGBE_VMOLR_MPE | IXGBE_VMOLR_ROMPE |
3128 IXGBE_VMOLR_ROPE);
3129 IXGBE_WRITE_REG(hw, IXGBE_VMOLR(adapter->num_vfs), vmolr);
3130 }
3131
3132 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
9a799d71
AK		 3133}
3134
021230d4
AV		 3135static void ixgbe_napi_enable_all(struct ixgbe_adapter *adapter)
3136{
3137 int q_idx;
3138 struct ixgbe_q_vector *q_vector;
3139 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
3140
3141 /* legacy and MSI only use one vector */
3142 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
3143 q_vectors = 1;
3144
3145 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
f0848276 3146 struct napi_struct *napi;
7a921c93 3147 q_vector = adapter->q_vector[q_idx];
f0848276 3148 napi = &q_vector->napi;
91281fd3
AD		 3149 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3150 if (!q_vector->rxr_count || !q_vector->txr_count) {
3151 if (q_vector->txr_count == 1)
3152 napi->poll = &ixgbe_clean_txonly;
3153 else if (q_vector->rxr_count == 1)
3154 napi->poll = &ixgbe_clean_rxonly;
3155 }
3156 }
f0848276
JB		 3157
3158 napi_enable(napi);
021230d4
AV		 3159 }
3160}
3161
3162static void ixgbe_napi_disable_all(struct ixgbe_adapter *adapter)
3163{
3164 int q_idx;
3165 struct ixgbe_q_vector *q_vector;
3166 int q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
3167
3168 /* legacy and MSI only use one vector */
3169 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED))
3170 q_vectors = 1;
3171
3172 for (q_idx = 0; q_idx < q_vectors; q_idx++) {
7a921c93 3173 q_vector = adapter->q_vector[q_idx];
021230d4
AV		 3174 napi_disable(&q_vector->napi);
3175 }
3176}
3177
7a6b6f51 3178#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 3179/*
3180 * ixgbe_configure_dcb - Configure DCB hardware
3181 * @adapter: ixgbe adapter struct
3182 *
3183 * This is called by the driver on open to configure the DCB hardware.
3184 * This is also called by the gennetlink interface when reconfiguring
3185 * the DCB state.
3186 */
3187static void ixgbe_configure_dcb(struct ixgbe_adapter *adapter)
3188{
3189 struct ixgbe_hw *hw = &adapter->hw;
5f6c0181 3190 u32 txdctl;
2f90b865
AD		 3191 int i, j;
3192
67ebd791
AD		 3193 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED)) {
3194 if (hw->mac.type == ixgbe_mac_82598EB)
3195 netif_set_gso_max_size(adapter->netdev, 65536);
3196 return;
3197 }
3198
3199 if (hw->mac.type == ixgbe_mac_82598EB)
3200 netif_set_gso_max_size(adapter->netdev, 32768);
3201
2f90b865
AD		 3202 ixgbe_dcb_check_config(&adapter->dcb_cfg);
3203 ixgbe_dcb_calculate_tc_credits(&adapter->dcb_cfg, DCB_TX_CONFIG);
3204 ixgbe_dcb_calculate_tc_credits(&adapter->dcb_cfg, DCB_RX_CONFIG);
3205
3206 /* reconfigure the hardware */
3207 ixgbe_dcb_hw_config(&adapter->hw, &adapter->dcb_cfg);
3208
3209 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 3210 j = adapter->tx_ring[i]->reg_idx;
2f90b865
AD		 3211 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
3212 /* PThresh workaround for Tx hang with DFP enabled. */
3213 txdctl |= 32;
3214 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl);
3215 }
3216 /* Enable VLAN tag insert/strip */
5f6c0181
JB		 3217 ixgbe_vlan_filter_enable(adapter);
3218
2f90b865
AD		 3219 hw->mac.ops.set_vfta(&adapter->hw, 0, 0, true);
3220}
3221
3222#endif
9a799d71
AK		 3223static void ixgbe_configure(struct ixgbe_adapter *adapter)
3224{
3225 struct net_device *netdev = adapter->netdev;
c4cf55e5 3226 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 3227 int i;
3228
2c5645cf 3229 ixgbe_set_rx_mode(netdev);
9a799d71
AK		 3230
3231 ixgbe_restore_vlan(adapter);
7a6b6f51 3232#ifdef CONFIG_IXGBE_DCB
67ebd791 3233 ixgbe_configure_dcb(adapter);
2f90b865 3234#endif
9a799d71 3235
eacd73f7
YZ		 3236#ifdef IXGBE_FCOE
3237 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
3238 ixgbe_configure_fcoe(adapter);
3239
3240#endif /* IXGBE_FCOE */
c4cf55e5
PWJ		 3241 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
3242 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 3243 adapter->tx_ring[i]->atr_sample_rate =
c4cf55e5
PWJ		 3244 adapter->atr_sample_rate;
3245 ixgbe_init_fdir_signature_82599(hw, adapter->fdir_pballoc);
3246 } else if (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE) {
3247 ixgbe_init_fdir_perfect_82599(hw, adapter->fdir_pballoc);
3248 }
3249
9a799d71
AK		 3250 ixgbe_configure_tx(adapter);
3251 ixgbe_configure_rx(adapter);
3252 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0
PW		 3253 ixgbe_alloc_rx_buffers(adapter, adapter->rx_ring[i],
3254 (adapter->rx_ring[i]->count - 1));
9a799d71
AK		 3255}
3256
e8e26350
PW		 3257static inline bool ixgbe_is_sfp(struct ixgbe_hw *hw)
3258{
3259 switch (hw->phy.type) {
3260 case ixgbe_phy_sfp_avago:
3261 case ixgbe_phy_sfp_ftl:
3262 case ixgbe_phy_sfp_intel:
3263 case ixgbe_phy_sfp_unknown:
ea0a04df
DS		 3264 case ixgbe_phy_sfp_passive_tyco:
3265 case ixgbe_phy_sfp_passive_unknown:
3266 case ixgbe_phy_sfp_active_unknown:
3267 case ixgbe_phy_sfp_ftl_active:
e8e26350
PW		 3268 return true;
3269 default:
3270 return false;
3271 }
3272}
3273
0ecc061d 3274/**
e8e26350
PW		 3275 * ixgbe_sfp_link_config - set up SFP+ link
3276 * @adapter: pointer to private adapter struct
3277 **/
3278static void ixgbe_sfp_link_config(struct ixgbe_adapter *adapter)
3279{
3280 struct ixgbe_hw *hw = &adapter->hw;
3281
3282 if (hw->phy.multispeed_fiber) {
3283 /*
3284 * In multispeed fiber setups, the device may not have
3285 * had a physical connection when the driver loaded.
3286 * If that's the case, the initial link configuration
3287 * couldn't get the MAC into 10G or 1G mode, so we'll
3288 * never have a link status change interrupt fire.
3289 * We need to try and force an autonegotiation
3290 * session, then bring up link.
3291 */
3292 hw->mac.ops.setup_sfp(hw);
3293 if (!(adapter->flags & IXGBE_FLAG_IN_SFP_LINK_TASK))
3294 schedule_work(&adapter->multispeed_fiber_task);
3295 } else {
3296 /*
3297 * Direct Attach Cu and non-multispeed fiber modules
3298 * still need to be configured properly prior to
3299 * attempting link.
3300 */
3301 if (!(adapter->flags & IXGBE_FLAG_IN_SFP_MOD_TASK))
3302 schedule_work(&adapter->sfp_config_module_task);
3303 }
3304}
3305
3306/**
3307 * ixgbe_non_sfp_link_config - set up non-SFP+ link
0ecc061d
PWJ		 3308 * @hw: pointer to private hardware struct
3309 *
3310 * Returns 0 on success, negative on failure
3311 **/
e8e26350 3312static int ixgbe_non_sfp_link_config(struct ixgbe_hw *hw)
0ecc061d
PWJ		 3313{
3314 u32 autoneg;
8620a103 3315 bool negotiation, link_up = false;
0ecc061d
PWJ		 3316 u32 ret = IXGBE_ERR_LINK_SETUP;
3317
3318 if (hw->mac.ops.check_link)
3319 ret = hw->mac.ops.check_link(hw, &autoneg, &link_up, false);
3320
3321 if (ret)
3322 goto link_cfg_out;
3323
3324 if (hw->mac.ops.get_link_capabilities)
8620a103 3325 ret = hw->mac.ops.get_link_capabilities(hw, &autoneg, &negotiation);
0ecc061d
PWJ		 3326 if (ret)
3327 goto link_cfg_out;
3328
8620a103
MC		 3329 if (hw->mac.ops.setup_link)
3330 ret = hw->mac.ops.setup_link(hw, autoneg, negotiation, link_up);
0ecc061d
PWJ		 3331link_cfg_out:
3332 return ret;
3333}
3334
e8e26350
PW		 3335#define IXGBE_MAX_RX_DESC_POLL 10
3336static inline void ixgbe_rx_desc_queue_enable(struct ixgbe_adapter *adapter,
3337 int rxr)
3338{
4a0b9ca0 3339 int j = adapter->rx_ring[rxr]->reg_idx;
e8e26350
PW		 3340 int k;
3341
3342 for (k = 0; k < IXGBE_MAX_RX_DESC_POLL; k++) {
3343 if (IXGBE_READ_REG(&adapter->hw,
3344 IXGBE_RXDCTL(j)) & IXGBE_RXDCTL_ENABLE)
3345 break;
3346 else
3347 msleep(1);
3348 }
3349 if (k >= IXGBE_MAX_RX_DESC_POLL) {
396e799c 3350 e_err(drv, "RXDCTL.ENABLE on Rx queue %d not set within "
849c4542 3351 "the polling period\n", rxr);
e8e26350 3352 }
4a0b9ca0
PW		 3353 ixgbe_release_rx_desc(&adapter->hw, adapter->rx_ring[rxr],
3354 (adapter->rx_ring[rxr]->count - 1));
e8e26350
PW		 3355}
3356
9a799d71
AK		 3357static int ixgbe_up_complete(struct ixgbe_adapter *adapter)
3358{
9a799d71 3359 struct ixgbe_hw *hw = &adapter->hw;
021230d4 3360 int i, j = 0;
e8e26350 3361 int num_rx_rings = adapter->num_rx_queues;
0ecc061d 3362 int err;
477de6ed 3363 u32 txdctl, rxdctl;
e8e26350 3364 u32 dmatxctl;
021230d4 3365 u32 gpie;
c9205697 3366 u32 ctrl_ext;
9a799d71 3367
5eba3699
AV		 3368 ixgbe_get_hw_control(adapter);
3369
021230d4
AV		 3370 if ((adapter->flags & IXGBE_FLAG_MSIX_ENABLED) ||
3371 (adapter->flags & IXGBE_FLAG_MSI_ENABLED)) {
9a799d71
AK		 3372 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3373 gpie = (IXGBE_GPIE_MSIX_MODE | IXGBE_GPIE_EIAME |
b4617240 3374 IXGBE_GPIE_PBA_SUPPORT | IXGBE_GPIE_OCD);
9a799d71
AK		 3375 } else {
3376 /* MSI only */
021230d4 3377 gpie = 0;
9a799d71 3378 }
1cdd1ec8
GR		 3379 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
3380 gpie &= ~IXGBE_GPIE_VTMODE_MASK;
3381 gpie |= IXGBE_GPIE_VTMODE_64;
3382 }
021230d4
AV		 3383 /* XXX: to interrupt immediately for EICS writes, enable this */
3384 /* gpie |= IXGBE_GPIE_EIMEN; */
3385 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
9a799d71
AK		 3386 }
3387
9b471446
JB		 3388 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
3389 /*
3390 * use EIAM to auto-mask when MSI-X interrupt is asserted
3391 * this saves a register write for every interrupt
3392 */
3393 switch (hw->mac.type) {
3394 case ixgbe_mac_82598EB:
3395 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
3396 break;
3397 default:
3398 case ixgbe_mac_82599EB:
3399 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(0), 0xFFFFFFFF);
3400 IXGBE_WRITE_REG(hw, IXGBE_EIAM_EX(1), 0xFFFFFFFF);
3401 break;
3402 }
3403 } else {
021230d4
AV		 3404 /* legacy interrupts, use EIAM to auto-mask when reading EICR,
3405 * specifically only auto mask tx and rx interrupts */
3406 IXGBE_WRITE_REG(hw, IXGBE_EIAM, IXGBE_EICS_RTX_QUEUE);
3407 }
9a799d71 3408
119fc60a
MC		 3409 /* Enable Thermal over heat sensor interrupt */
3410 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE) {
3411 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
3412 gpie |= IXGBE_SDP0_GPIEN;
3413 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
3414 }
3415
0befdb3e
JB		 3416 /* Enable fan failure interrupt if media type is copper */
3417 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
3418 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
3419 gpie |= IXGBE_SDP1_GPIEN;
3420 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
3421 }
3422
e8e26350
PW		 3423 if (hw->mac.type == ixgbe_mac_82599EB) {
3424 gpie = IXGBE_READ_REG(hw, IXGBE_GPIE);
3425 gpie |= IXGBE_SDP1_GPIEN;
3426 gpie |= IXGBE_SDP2_GPIEN;
3427 IXGBE_WRITE_REG(hw, IXGBE_GPIE, gpie);
3428 }
3429
179b4096
AD		 3430 if (hw->mac.type == ixgbe_mac_82599EB) {
3431 /* DMATXCTL.EN must be set after all Tx queue config is done */
3432 dmatxctl = IXGBE_READ_REG(hw, IXGBE_DMATXCTL);
3433 dmatxctl |= IXGBE_DMATXCTL_TE;
3434 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL, dmatxctl);
3435 }
9a799d71 3436 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 3437 j = adapter->tx_ring[i]->reg_idx;
021230d4 3438 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
ef021194
JB		 3439 if (adapter->rx_itr_setting == 0) {
3440 /* cannot set wthresh when itr==0 */
3441 txdctl &= ~0x007F0000;
3442 } else {
3443 /* enable WTHRESH=8 descriptors, to encourage burst writeback */
3444 txdctl |= (8 << 16);
3445 }
9a799d71 3446 txdctl |= IXGBE_TXDCTL_ENABLE;
021230d4 3447 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j), txdctl);
1cdd1ec8
GR		 3448 if (hw->mac.type == ixgbe_mac_82599EB) {
3449 int wait_loop = 10;
3450 /* poll for Tx Enable ready */
3451 do {
3452 msleep(1);
3453 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
3454 } while (--wait_loop &&
3455 !(txdctl & IXGBE_TXDCTL_ENABLE));
3456 if (!wait_loop)
396e799c 3457 e_err(drv, "Could not enable Tx Queue %d\n", j);
1cdd1ec8 3458 }
9a799d71
AK		 3459 }
3460
e8e26350 3461 for (i = 0; i < num_rx_rings; i++) {
4a0b9ca0 3462 j = adapter->rx_ring[i]->reg_idx;
021230d4
AV		 3463 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(j));
3464 /* enable PTHRESH=32 descriptors (half the internal cache)
3465 * and HTHRESH=0 descriptors (to minimize latency on fetch),
3466 * this also removes a pesky rx_no_buffer_count increment */
3467 rxdctl |= 0x0020;
9a799d71 3468 rxdctl |= IXGBE_RXDCTL_ENABLE;
021230d4 3469 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(j), rxdctl);
e8e26350
PW		 3470 if (hw->mac.type == ixgbe_mac_82599EB)
3471 ixgbe_rx_desc_queue_enable(adapter, i);
9a799d71
AK		 3472 }
3473 /* enable all receives */
3474 rxdctl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
e8e26350
PW		 3475 if (hw->mac.type == ixgbe_mac_82598EB)
3476 rxdctl |= (IXGBE_RXCTRL_DMBYPS | IXGBE_RXCTRL_RXEN);
3477 else
3478 rxdctl |= IXGBE_RXCTRL_RXEN;
3479 hw->mac.ops.enable_rx_dma(hw, rxdctl);
9a799d71
AK		 3480
3481 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
3482 ixgbe_configure_msix(adapter);
3483 else
3484 ixgbe_configure_msi_and_legacy(adapter);
3485
61fac744
PW		 3486 /* enable the optics */
3487 if (hw->phy.multispeed_fiber)
3488 hw->mac.ops.enable_tx_laser(hw);
3489
9a799d71 3490 clear_bit(__IXGBE_DOWN, &adapter->state);
021230d4
AV		 3491 ixgbe_napi_enable_all(adapter);
3492
3493 /* clear any pending interrupts, may auto mask */
3494 IXGBE_READ_REG(hw, IXGBE_EICR);
3495
9a799d71
AK		 3496 ixgbe_irq_enable(adapter);
3497
bf069c97
DS		 3498 /*
3499 * If this adapter has a fan, check to see if we had a failure
3500 * before we enabled the interrupt.
3501 */
3502 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
3503 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
3504 if (esdp & IXGBE_ESDP_SDP1)
396e799c 3505 e_crit(drv, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 3506 }
3507
e8e26350
PW		 3508 /*
3509 * For hot-pluggable SFP+ devices, a new SFP+ module may have
19343de2
DS		 3510 * arrived before interrupts were enabled but after probe. Such
3511 * devices wouldn't have their type identified yet. We need to
3512 * kick off the SFP+ module setup first, then try to bring up link.
e8e26350
PW		 3513 * If we're not hot-pluggable SFP+, we just need to configure link
3514 * and bring it up.
3515 */
19343de2
DS		 3516 if (hw->phy.type == ixgbe_phy_unknown) {
3517 err = hw->phy.ops.identify(hw);
3518 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
5da43c1a
DS		 3519 /*
3520 * Take the device down and schedule the sfp tasklet
3521 * which will unregister_netdev and log it.
3522 */
19343de2 3523 ixgbe_down(adapter);
5da43c1a 3524 schedule_work(&adapter->sfp_config_module_task);
19343de2
DS		 3525 return err;
3526 }
e8e26350
PW		 3527 }
3528
3529 if (ixgbe_is_sfp(hw)) {
3530 ixgbe_sfp_link_config(adapter);
3531 } else {
3532 err = ixgbe_non_sfp_link_config(hw);
3533 if (err)
396e799c 3534 e_err(probe, "link_config FAILED %d\n", err);
e8e26350 3535 }
0ecc061d 3536
c4cf55e5
PWJ		 3537 for (i = 0; i < adapter->num_tx_queues; i++)
3538 set_bit(__IXGBE_FDIR_INIT_DONE,
4a0b9ca0 3539 &(adapter->tx_ring[i]->reinit_state));
c4cf55e5 3540
1da100bb 3541 /* enable transmits */
477de6ed 3542 netif_tx_start_all_queues(adapter->netdev);
1da100bb 3543
9a799d71
AK		 3544 /* bring the link up in the watchdog, this could race with our first
3545 * link up interrupt but shouldn't be a problem */
cf8280ee
JB		 3546 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
3547 adapter->link_check_timeout = jiffies;
9a799d71 3548 mod_timer(&adapter->watchdog_timer, jiffies);
c9205697
GR		 3549
3550 /* Set PF Reset Done bit so PF/VF Mail Ops can work */
3551 ctrl_ext = IXGBE_READ_REG(hw, IXGBE_CTRL_EXT);
3552 ctrl_ext |= IXGBE_CTRL_EXT_PFRSTD;
3553 IXGBE_WRITE_REG(hw, IXGBE_CTRL_EXT, ctrl_ext);
3554
9a799d71
AK		 3555 return 0;
3556}
3557
d4f80882
AV		 3558void ixgbe_reinit_locked(struct ixgbe_adapter *adapter)
3559{
3560 WARN_ON(in_interrupt());
3561 while (test_and_set_bit(__IXGBE_RESETTING, &adapter->state))
3562 msleep(1);
3563 ixgbe_down(adapter);
5809a1ae
GR		 3564 /*
3565 * If SR-IOV enabled then wait a bit before bringing the adapter
3566 * back up to give the VFs time to respond to the reset. The
3567 * two second wait is based upon the watchdog timer cycle in
3568 * the VF driver.
3569 */
3570 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
3571 msleep(2000);
d4f80882
AV		 3572 ixgbe_up(adapter);
3573 clear_bit(__IXGBE_RESETTING, &adapter->state);
3574}
3575
9a799d71
AK		 3576int ixgbe_up(struct ixgbe_adapter *adapter)
3577{
3578 /* hardware has been reset, we need to reload some things */
3579 ixgbe_configure(adapter);
3580
3581 return ixgbe_up_complete(adapter);
3582}
3583
3584void ixgbe_reset(struct ixgbe_adapter *adapter)
3585{
c44ade9e 3586 struct ixgbe_hw *hw = &adapter->hw;
8ca783ab
DS		 3587 int err;
3588
3589 err = hw->mac.ops.init_hw(hw);
da4dd0f7
PWJ		 3590 switch (err) {
3591 case 0:
3592 case IXGBE_ERR_SFP_NOT_PRESENT:
3593 break;
3594 case IXGBE_ERR_MASTER_REQUESTS_PENDING:
849c4542 3595 e_dev_err("master disable timed out\n");
da4dd0f7 3596 break;
794caeb2
PWJ		 3597 case IXGBE_ERR_EEPROM_VERSION:
3598 /* We are running on a pre-production device, log a warning */
849c4542
ET		 3599 e_dev_warn("This device is a pre-production adapter/LOM. "
3600 "Please be aware there may be issuesassociated with "
3601 "your hardware. If you are experiencing problems "
3602 "please contact your Intel or hardware "
3603 "representative who provided you with this "
3604 "hardware.\n");
794caeb2 3605 break;
da4dd0f7 3606 default:
849c4542 3607 e_dev_err("Hardware Error: %d\n", err);
da4dd0f7 3608 }
9a799d71
AK		 3609
3610 /* reprogram the RAR[0] in case user changed it. */
1cdd1ec8
GR		 3611 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs,
3612 IXGBE_RAH_AV);
9a799d71
AK		 3613}
3614
9a799d71
AK		 3615/**
3616 * ixgbe_clean_rx_ring - Free Rx Buffers per Queue
3617 * @adapter: board private structure
3618 * @rx_ring: ring to free buffers from
3619 **/
3620static void ixgbe_clean_rx_ring(struct ixgbe_adapter *adapter,
b4617240 3621 struct ixgbe_ring *rx_ring)
9a799d71
AK		 3622{
3623 struct pci_dev *pdev = adapter->pdev;
3624 unsigned long size;
3625 unsigned int i;
3626
3627 /* Free all the Rx ring sk_buffs */
3628
3629 for (i = 0; i < rx_ring->count; i++) {
3630 struct ixgbe_rx_buffer *rx_buffer_info;
3631
3632 rx_buffer_info = &rx_ring->rx_buffer_info[i];
3633 if (rx_buffer_info->dma) {
1b507730 3634 dma_unmap_single(&pdev->dev, rx_buffer_info->dma,
b4617240 3635 rx_ring->rx_buf_len,
1b507730 3636 DMA_FROM_DEVICE);
9a799d71
AK		 3637 rx_buffer_info->dma = 0;
3638 }
3639 if (rx_buffer_info->skb) {
f8212f97 3640 struct sk_buff *skb = rx_buffer_info->skb;
9a799d71 3641 rx_buffer_info->skb = NULL;
f8212f97
AD		 3642 do {
3643 struct sk_buff *this = skb;
e8171aaa 3644 if (IXGBE_RSC_CB(this)->delay_unmap) {
1b507730
NN		 3645 dma_unmap_single(&pdev->dev,
3646 IXGBE_RSC_CB(this)->dma,
43634e82 3647 rx_ring->rx_buf_len,
1b507730 3648 DMA_FROM_DEVICE);
fd3686a8 3649 IXGBE_RSC_CB(this)->dma = 0;
e8171aaa 3650 IXGBE_RSC_CB(skb)->delay_unmap = false;
fd3686a8 3651 }
f8212f97
AD		 3652 skb = skb->prev;
3653 dev_kfree_skb(this);
3654 } while (skb);
9a799d71
AK		 3655 }
3656 if (!rx_buffer_info->page)
3657 continue;
4f57ca6e 3658 if (rx_buffer_info->page_dma) {
1b507730
NN		 3659 dma_unmap_page(&pdev->dev, rx_buffer_info->page_dma,
3660 PAGE_SIZE / 2, DMA_FROM_DEVICE);
4f57ca6e
JB		 3661 rx_buffer_info->page_dma = 0;
3662 }
9a799d71
AK		 3663 put_page(rx_buffer_info->page);
3664 rx_buffer_info->page = NULL;
762f4c57 3665 rx_buffer_info->page_offset = 0;
9a799d71
AK		 3666 }
3667
3668 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
3669 memset(rx_ring->rx_buffer_info, 0, size);
3670
3671 /* Zero out the descriptor ring */
3672 memset(rx_ring->desc, 0, rx_ring->size);
3673
3674 rx_ring->next_to_clean = 0;
3675 rx_ring->next_to_use = 0;
3676
9891ca7c
JB		 3677 if (rx_ring->head)
3678 writel(0, adapter->hw.hw_addr + rx_ring->head);
3679 if (rx_ring->tail)
3680 writel(0, adapter->hw.hw_addr + rx_ring->tail);
9a799d71
AK		 3681}
3682
3683/**
3684 * ixgbe_clean_tx_ring - Free Tx Buffers
3685 * @adapter: board private structure
3686 * @tx_ring: ring to be cleaned
3687 **/
3688static void ixgbe_clean_tx_ring(struct ixgbe_adapter *adapter,
b4617240 3689 struct ixgbe_ring *tx_ring)
9a799d71
AK		 3690{
3691 struct ixgbe_tx_buffer *tx_buffer_info;
3692 unsigned long size;
3693 unsigned int i;
3694
3695 /* Free all the Tx ring sk_buffs */
3696
3697 for (i = 0; i < tx_ring->count; i++) {
3698 tx_buffer_info = &tx_ring->tx_buffer_info[i];
3699 ixgbe_unmap_and_free_tx_resource(adapter, tx_buffer_info);
3700 }
3701
3702 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
3703 memset(tx_ring->tx_buffer_info, 0, size);
3704
3705 /* Zero out the descriptor ring */
3706 memset(tx_ring->desc, 0, tx_ring->size);
3707
3708 tx_ring->next_to_use = 0;
3709 tx_ring->next_to_clean = 0;
3710
9891ca7c
JB		 3711 if (tx_ring->head)
3712 writel(0, adapter->hw.hw_addr + tx_ring->head);
3713 if (tx_ring->tail)
3714 writel(0, adapter->hw.hw_addr + tx_ring->tail);
9a799d71
AK		 3715}
3716
3717/**
021230d4 3718 * ixgbe_clean_all_rx_rings - Free Rx Buffers for all queues
9a799d71
AK		 3719 * @adapter: board private structure
3720 **/
021230d4 3721static void ixgbe_clean_all_rx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 3722{
3723 int i;
3724
021230d4 3725 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 3726 ixgbe_clean_rx_ring(adapter, adapter->rx_ring[i]);
9a799d71
AK		 3727}
3728
3729/**
021230d4 3730 * ixgbe_clean_all_tx_rings - Free Tx Buffers for all queues
9a799d71
AK		 3731 * @adapter: board private structure
3732 **/
021230d4 3733static void ixgbe_clean_all_tx_rings(struct ixgbe_adapter *adapter)
9a799d71
AK		 3734{
3735 int i;
3736
021230d4 3737 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 3738 ixgbe_clean_tx_ring(adapter, adapter->tx_ring[i]);
9a799d71
AK		 3739}
3740
3741void ixgbe_down(struct ixgbe_adapter *adapter)
3742{
3743 struct net_device *netdev = adapter->netdev;
7f821875 3744 struct ixgbe_hw *hw = &adapter->hw;
9a799d71 3745 u32 rxctrl;
7f821875
JB		 3746 u32 txdctl;
3747 int i, j;
9a799d71
AK		 3748
3749 /* signal that we are down to the interrupt handler */
3750 set_bit(__IXGBE_DOWN, &adapter->state);
3751
767081ad
GR		 3752 /* disable receive for all VFs and wait one second */
3753 if (adapter->num_vfs) {
767081ad
GR		 3754 /* ping all the active vfs to let them know we are going down */
3755 ixgbe_ping_all_vfs(adapter);
581d1aa7 3756
767081ad
GR		 3757 /* Disable all VFTE/VFRE TX/RX */
3758 ixgbe_disable_tx_rx(adapter);
581d1aa7
GR		 3759
3760 /* Mark all the VFs as inactive */
3761 for (i = 0 ; i < adapter->num_vfs; i++)
3762 adapter->vfinfo[i].clear_to_send = 0;
767081ad
GR		 3763 }
3764
9a799d71 3765 /* disable receives */
7f821875
JB		 3766 rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
3767 IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl & ~IXGBE_RXCTRL_RXEN);
9a799d71 3768
7f821875 3769 IXGBE_WRITE_FLUSH(hw);
9a799d71
AK		 3770 msleep(10);
3771
7f821875
JB		 3772 netif_tx_stop_all_queues(netdev);
3773
0a1f87cb
DS		 3774 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
3775 del_timer_sync(&adapter->sfp_timer);
9a799d71 3776 del_timer_sync(&adapter->watchdog_timer);
cf8280ee 3777 cancel_work_sync(&adapter->watchdog_task);
9a799d71 3778
c0dfb90e
JF		 3779 netif_carrier_off(netdev);
3780 netif_tx_disable(netdev);
3781
3782 ixgbe_irq_disable(adapter);
3783
3784 ixgbe_napi_disable_all(adapter);
3785
c4cf55e5
PWJ		 3786 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
3787 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
3788 cancel_work_sync(&adapter->fdir_reinit_task);
3789
119fc60a
MC		 3790 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
3791 cancel_work_sync(&adapter->check_overtemp_task);
3792
7f821875
JB		 3793 /* disable transmits in the hardware now that interrupts are off */
3794 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 3795 j = adapter->tx_ring[i]->reg_idx;
7f821875
JB		 3796 txdctl = IXGBE_READ_REG(hw, IXGBE_TXDCTL(j));
3797 IXGBE_WRITE_REG(hw, IXGBE_TXDCTL(j),
3798 (txdctl & ~IXGBE_TXDCTL_ENABLE));
3799 }
88512539
PW		 3800 /* Disable the Tx DMA engine on 82599 */
3801 if (hw->mac.type == ixgbe_mac_82599EB)
3802 IXGBE_WRITE_REG(hw, IXGBE_DMATXCTL,
3803 (IXGBE_READ_REG(hw, IXGBE_DMATXCTL) &
3804 ~IXGBE_DMATXCTL_TE));
7f821875 3805
9f756f01
JF		 3806 /* power down the optics */
3807 if (hw->phy.multispeed_fiber)
3808 hw->mac.ops.disable_tx_laser(hw);
3809
9a713e7c
PW		 3810 /* clear n-tuple filters that are cached */
3811 ethtool_ntuple_flush(netdev);
3812
6f4a0e45
PL		 3813 if (!pci_channel_offline(adapter->pdev))
3814 ixgbe_reset(adapter);
9a799d71
AK		 3815 ixgbe_clean_all_tx_rings(adapter);
3816 ixgbe_clean_all_rx_rings(adapter);
3817
5dd2d332 3818#ifdef CONFIG_IXGBE_DCA
96b0e0f6 3819 /* since we reset the hardware DCA settings were cleared */
e35ec126 3820 ixgbe_setup_dca(adapter);
96b0e0f6 3821#endif
9a799d71
AK		 3822}
3823
9a799d71 3824/**
021230d4
AV		 3825 * ixgbe_poll - NAPI Rx polling callback
3826 * @napi: structure for representing this polling device
3827 * @budget: how many packets driver is allowed to clean
3828 *
3829 * This function is used for legacy and MSI, NAPI mode
9a799d71 3830 **/
021230d4 3831static int ixgbe_poll(struct napi_struct *napi, int budget)
9a799d71 3832{
9a1a69ad
JB		 3833 struct ixgbe_q_vector *q_vector =
3834 container_of(napi, struct ixgbe_q_vector, napi);
021230d4 3835 struct ixgbe_adapter *adapter = q_vector->adapter;
9a1a69ad 3836 int tx_clean_complete, work_done = 0;
9a799d71 3837
5dd2d332 3838#ifdef CONFIG_IXGBE_DCA
bd0362dd 3839 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
4a0b9ca0
PW		 3840 ixgbe_update_tx_dca(adapter, adapter->tx_ring[0]);
3841 ixgbe_update_rx_dca(adapter, adapter->rx_ring[0]);
bd0362dd
JC		 3842 }
3843#endif
3844
4a0b9ca0
PW		 3845 tx_clean_complete = ixgbe_clean_tx_irq(q_vector, adapter->tx_ring[0]);
3846 ixgbe_clean_rx_irq(q_vector, adapter->rx_ring[0], &work_done, budget);
9a799d71 3847
9a1a69ad 3848 if (!tx_clean_complete)
d2c7ddd6
DM		 3849 work_done = budget;
3850
53e52c72
DM		 3851 /* If budget not fully consumed, exit the polling mode */
3852 if (work_done < budget) {
288379f0 3853 napi_complete(napi);
f7554a2b 3854 if (adapter->rx_itr_setting & 1)
f494e8fa 3855 ixgbe_set_itr(adapter);
d4f80882 3856 if (!test_bit(__IXGBE_DOWN, &adapter->state))
835462fc 3857 ixgbe_irq_enable_queues(adapter, IXGBE_EIMS_RTX_QUEUE);
9a799d71 3858 }
9a799d71
AK		 3859 return work_done;
3860}
3861
3862/**
3863 * ixgbe_tx_timeout - Respond to a Tx Hang
3864 * @netdev: network interface device structure
3865 **/
3866static void ixgbe_tx_timeout(struct net_device *netdev)
3867{
3868 struct ixgbe_adapter *adapter = netdev_priv(netdev);
3869
3870 /* Do the reset outside of interrupt context */
3871 schedule_work(&adapter->reset_task);
3872}
3873
3874static void ixgbe_reset_task(struct work_struct *work)
3875{
3876 struct ixgbe_adapter *adapter;
3877 adapter = container_of(work, struct ixgbe_adapter, reset_task);
3878
2f90b865
AD		 3879 /* If we're already down or resetting, just bail */
3880 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
3881 test_bit(__IXGBE_RESETTING, &adapter->state))
3882 return;
3883
9a799d71
AK		 3884 adapter->tx_timeout_count++;
3885
dcd79aeb
TI		 3886 ixgbe_dump(adapter);
3887 netdev_err(adapter->netdev, "Reset adapter\n");
d4f80882 3888 ixgbe_reinit_locked(adapter);
9a799d71
AK		 3889}
3890
bc97114d
PWJ		 3891#ifdef CONFIG_IXGBE_DCB
3892static inline bool ixgbe_set_dcb_queues(struct ixgbe_adapter *adapter)
b9804972 3893{
bc97114d 3894 bool ret = false;
0cefafad 3895 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_DCB];
b9804972 3896
0cefafad
JB		 3897 if (!(adapter->flags & IXGBE_FLAG_DCB_ENABLED))
3898 return ret;
3899
3900 f->mask = 0x7 << 3;
3901 adapter->num_rx_queues = f->indices;
3902 adapter->num_tx_queues = f->indices;
3903 ret = true;
2f90b865 3904
bc97114d
PWJ		 3905 return ret;
3906}
3907#endif
3908
4df10466
JB		 3909/**
3910 * ixgbe_set_rss_queues: Allocate queues for RSS
3911 * @adapter: board private structure to initialize
3912 *
3913 * This is our "base" multiqueue mode. RSS (Receive Side Scaling) will try
3914 * to allocate one Rx queue per CPU, and if available, one Tx queue per CPU.
3915 *
3916 **/
bc97114d
PWJ		 3917static inline bool ixgbe_set_rss_queues(struct ixgbe_adapter *adapter)
3918{
3919 bool ret = false;
0cefafad 3920 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_RSS];
bc97114d
PWJ		 3921
3922 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
0cefafad
JB		 3923 f->mask = 0xF;
3924 adapter->num_rx_queues = f->indices;
3925 adapter->num_tx_queues = f->indices;
bc97114d
PWJ		 3926 ret = true;
3927 } else {
bc97114d 3928 ret = false;
b9804972
JB		 3929 }
3930
bc97114d
PWJ		 3931 return ret;
3932}
3933
c4cf55e5
PWJ		 3934/**
3935 * ixgbe_set_fdir_queues: Allocate queues for Flow Director
3936 * @adapter: board private structure to initialize
3937 *
3938 * Flow Director is an advanced Rx filter, attempting to get Rx flows back
3939 * to the original CPU that initiated the Tx session. This runs in addition
3940 * to RSS, so if a packet doesn't match an FDIR filter, we can still spread the
3941 * Rx load across CPUs using RSS.
3942 *
3943 **/
3944static bool inline ixgbe_set_fdir_queues(struct ixgbe_adapter *adapter)
3945{
3946 bool ret = false;
3947 struct ixgbe_ring_feature *f_fdir = &adapter->ring_feature[RING_F_FDIR];
3948
3949 f_fdir->indices = min((int)num_online_cpus(), f_fdir->indices);
3950 f_fdir->mask = 0;
3951
3952 /* Flow Director must have RSS enabled */
3953 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED &&
3954 ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
3955 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)))) {
3956 adapter->num_tx_queues = f_fdir->indices;
3957 adapter->num_rx_queues = f_fdir->indices;
3958 ret = true;
3959 } else {
3960 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
3961 adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
3962 }
3963 return ret;
3964}
3965
0331a832
YZ		 3966#ifdef IXGBE_FCOE
3967/**
3968 * ixgbe_set_fcoe_queues: Allocate queues for Fiber Channel over Ethernet (FCoE)
3969 * @adapter: board private structure to initialize
3970 *
3971 * FCoE RX FCRETA can use up to 8 rx queues for up to 8 different exchanges.
3972 * The ring feature mask is not used as a mask for FCoE, as it can take any 8
3973 * rx queues out of the max number of rx queues, instead, it is used as the
3974 * index of the first rx queue used by FCoE.
3975 *
3976 **/
3977static inline bool ixgbe_set_fcoe_queues(struct ixgbe_adapter *adapter)
3978{
3979 bool ret = false;
3980 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE];
3981
3982 f->indices = min((int)num_online_cpus(), f->indices);
3983 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
8de8b2e6
YZ		 3984 adapter->num_rx_queues = 1;
3985 adapter->num_tx_queues = 1;
0331a832
YZ		 3986#ifdef CONFIG_IXGBE_DCB
3987 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
396e799c 3988 e_info(probe, "FCoE enabled with DCB\n");
0331a832
YZ		 3989 ixgbe_set_dcb_queues(adapter);
3990 }
3991#endif
3992 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
396e799c 3993 e_info(probe, "FCoE enabled with RSS\n");
8faa2a78
YZ		 3994 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) ||
3995 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))
3996 ixgbe_set_fdir_queues(adapter);
3997 else
3998 ixgbe_set_rss_queues(adapter);
0331a832
YZ		 3999 }
4000 /* adding FCoE rx rings to the end */
4001 f->mask = adapter->num_rx_queues;
4002 adapter->num_rx_queues += f->indices;
8de8b2e6 4003 adapter->num_tx_queues += f->indices;
0331a832
YZ		 4004
4005 ret = true;
4006 }
4007
4008 return ret;
4009}
4010
4011#endif /* IXGBE_FCOE */
1cdd1ec8
GR		 4012/**
4013 * ixgbe_set_sriov_queues: Allocate queues for IOV use
4014 * @adapter: board private structure to initialize
4015 *
4016 * IOV doesn't actually use anything, so just NAK the
4017 * request for now and let the other queue routines
4018 * figure out what to do.
4019 */
4020static inline bool ixgbe_set_sriov_queues(struct ixgbe_adapter *adapter)
4021{
4022 return false;
4023}
4024
4df10466
JB		 4025/*
4026 * ixgbe_set_num_queues: Allocate queues for device, feature dependant
4027 * @adapter: board private structure to initialize
4028 *
4029 * This is the top level queue allocation routine. The order here is very
4030 * important, starting with the "most" number of features turned on at once,
4031 * and ending with the smallest set of features. This way large combinations
4032 * can be allocated if they're turned on, and smaller combinations are the
4033 * fallthrough conditions.
4034 *
4035 **/
bc97114d
PWJ		 4036static void ixgbe_set_num_queues(struct ixgbe_adapter *adapter)
4037{
1cdd1ec8
GR		 4038 /* Start with base case */
4039 adapter->num_rx_queues = 1;
4040 adapter->num_tx_queues = 1;
4041 adapter->num_rx_pools = adapter->num_rx_queues;
4042 adapter->num_rx_queues_per_pool = 1;
4043
4044 if (ixgbe_set_sriov_queues(adapter))
4045 return;
4046
0331a832
YZ		 4047#ifdef IXGBE_FCOE
4048 if (ixgbe_set_fcoe_queues(adapter))
4049 goto done;
4050
4051#endif /* IXGBE_FCOE */
bc97114d
PWJ		 4052#ifdef CONFIG_IXGBE_DCB
4053 if (ixgbe_set_dcb_queues(adapter))
af22ab1b 4054 goto done;
bc97114d
PWJ		 4055
4056#endif
c4cf55e5
PWJ		 4057 if (ixgbe_set_fdir_queues(adapter))
4058 goto done;
4059
bc97114d 4060 if (ixgbe_set_rss_queues(adapter))
af22ab1b
WF		 4061 goto done;
4062
4063 /* fallback to base case */
4064 adapter->num_rx_queues = 1;
4065 adapter->num_tx_queues = 1;
4066
4067done:
4068 /* Notify the stack of the (possibly) reduced Tx Queue count. */
f0796d5c 4069 netif_set_real_num_tx_queues(adapter->netdev, adapter->num_tx_queues);
b9804972
JB		 4070}
4071
021230d4 4072static void ixgbe_acquire_msix_vectors(struct ixgbe_adapter *adapter,
b4617240 4073 int vectors)
021230d4
AV		 4074{
4075 int err, vector_threshold;
4076
4077 /* We'll want at least 3 (vector_threshold):
4078 * 1) TxQ[0] Cleanup
4079 * 2) RxQ[0] Cleanup
4080 * 3) Other (Link Status Change, etc.)
4081 * 4) TCP Timer (optional)
4082 */
4083 vector_threshold = MIN_MSIX_COUNT;
4084
4085 /* The more we get, the more we will assign to Tx/Rx Cleanup
4086 * for the separate queues...where Rx Cleanup >= Tx Cleanup.
4087 * Right now, we simply care about how many we'll get; we'll
4088 * set them up later while requesting irq's.
4089 */
4090 while (vectors >= vector_threshold) {
4091 err = pci_enable_msix(adapter->pdev, adapter->msix_entries,
b4617240 4092 vectors);
021230d4
AV		 4093 if (!err) /* Success in acquiring all requested vectors. */
4094 break;
4095 else if (err < 0)
4096 vectors = 0; /* Nasty failure, quit now */
4097 else /* err == number of vectors we should try again with */
4098 vectors = err;
4099 }
4100
4101 if (vectors < vector_threshold) {
4102 /* Can't allocate enough MSI-X interrupts? Oh well.
4103 * This just means we'll go with either a single MSI
4104 * vector or fall back to legacy interrupts.
4105 */
849c4542
ET		 4106 netif_printk(adapter, hw, KERN_DEBUG, adapter->netdev,
4107 "Unable to allocate MSI-X interrupts\n");
021230d4
AV		 4108 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
4109 kfree(adapter->msix_entries);
4110 adapter->msix_entries = NULL;
021230d4
AV		 4111 } else {
4112 adapter->flags |= IXGBE_FLAG_MSIX_ENABLED; /* Woot! */
eb7f139c
PWJ		 4113 /*
4114 * Adjust for only the vectors we'll use, which is minimum
4115 * of max_msix_q_vectors + NON_Q_VECTORS, or the number of
4116 * vectors we were allocated.
4117 */
4118 adapter->num_msix_vectors = min(vectors,
4119 adapter->max_msix_q_vectors + NON_Q_VECTORS);
021230d4
AV		 4120 }
4121}
4122
021230d4 4123/**
bc97114d 4124 * ixgbe_cache_ring_rss - Descriptor ring to register mapping for RSS
021230d4
AV		 4125 * @adapter: board private structure to initialize
4126 *
bc97114d
PWJ		 4127 * Cache the descriptor ring offsets for RSS to the assigned rings.
4128 *
021230d4 4129 **/
bc97114d 4130static inline bool ixgbe_cache_ring_rss(struct ixgbe_adapter *adapter)
021230d4 4131{
bc97114d
PWJ		 4132 int i;
4133 bool ret = false;
4134
4135 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
4136 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 4137 adapter->rx_ring[i]->reg_idx = i;
bc97114d 4138 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 4139 adapter->tx_ring[i]->reg_idx = i;
bc97114d
PWJ		 4140 ret = true;
4141 } else {
4142 ret = false;
4143 }
4144
4145 return ret;
4146}
4147
4148#ifdef CONFIG_IXGBE_DCB
4149/**
4150 * ixgbe_cache_ring_dcb - Descriptor ring to register mapping for DCB
4151 * @adapter: board private structure to initialize
4152 *
4153 * Cache the descriptor ring offsets for DCB to the assigned rings.
4154 *
4155 **/
4156static inline bool ixgbe_cache_ring_dcb(struct ixgbe_adapter *adapter)
4157{
4158 int i;
4159 bool ret = false;
4160 int dcb_i = adapter->ring_feature[RING_F_DCB].indices;
4161
4162 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
4163 if (adapter->hw.mac.type == ixgbe_mac_82598EB) {
2f90b865
AD		 4164 /* the number of queues is assumed to be symmetric */
4165 for (i = 0; i < dcb_i; i++) {
4a0b9ca0
PW		 4166 adapter->rx_ring[i]->reg_idx = i << 3;
4167 adapter->tx_ring[i]->reg_idx = i << 2;
2f90b865 4168 }
bc97114d 4169 ret = true;
e8e26350 4170 } else if (adapter->hw.mac.type == ixgbe_mac_82599EB) {
f92ef202
PW		 4171 if (dcb_i == 8) {
4172 /*
4173 * Tx TC0 starts at: descriptor queue 0
4174 * Tx TC1 starts at: descriptor queue 32
4175 * Tx TC2 starts at: descriptor queue 64
4176 * Tx TC3 starts at: descriptor queue 80
4177 * Tx TC4 starts at: descriptor queue 96
4178 * Tx TC5 starts at: descriptor queue 104
4179 * Tx TC6 starts at: descriptor queue 112
4180 * Tx TC7 starts at: descriptor queue 120
4181 *
4182 * Rx TC0-TC7 are offset by 16 queues each
4183 */
4184 for (i = 0; i < 3; i++) {
4a0b9ca0
PW		 4185 adapter->tx_ring[i]->reg_idx = i << 5;
4186 adapter->rx_ring[i]->reg_idx = i << 4;
f92ef202
PW		 4187 }
4188 for ( ; i < 5; i++) {
4a0b9ca0 4189 adapter->tx_ring[i]->reg_idx =
f92ef202 4190 ((i + 2) << 4);
4a0b9ca0 4191 adapter->rx_ring[i]->reg_idx = i << 4;
f92ef202
PW		 4192 }
4193 for ( ; i < dcb_i; i++) {
4a0b9ca0 4194 adapter->tx_ring[i]->reg_idx =
f92ef202 4195 ((i + 8) << 3);
4a0b9ca0 4196 adapter->rx_ring[i]->reg_idx = i << 4;
f92ef202
PW		 4197 }
4198
4199 ret = true;
4200 } else if (dcb_i == 4) {
4201 /*
4202 * Tx TC0 starts at: descriptor queue 0
4203 * Tx TC1 starts at: descriptor queue 64
4204 * Tx TC2 starts at: descriptor queue 96
4205 * Tx TC3 starts at: descriptor queue 112
4206 *
4207 * Rx TC0-TC3 are offset by 32 queues each
4208 */
4a0b9ca0
PW		 4209 adapter->tx_ring[0]->reg_idx = 0;
4210 adapter->tx_ring[1]->reg_idx = 64;
4211 adapter->tx_ring[2]->reg_idx = 96;
4212 adapter->tx_ring[3]->reg_idx = 112;
f92ef202 4213 for (i = 0 ; i < dcb_i; i++)
4a0b9ca0 4214 adapter->rx_ring[i]->reg_idx = i << 5;
f92ef202
PW		 4215
4216 ret = true;
4217 } else {
4218 ret = false;
e8e26350 4219 }
bc97114d
PWJ		 4220 } else {
4221 ret = false;
021230d4 4222 }
bc97114d
PWJ		 4223 } else {
4224 ret = false;
021230d4 4225 }
bc97114d
PWJ		 4226
4227 return ret;
4228}
4229#endif
4230
c4cf55e5
PWJ		 4231/**
4232 * ixgbe_cache_ring_fdir - Descriptor ring to register mapping for Flow Director
4233 * @adapter: board private structure to initialize
4234 *
4235 * Cache the descriptor ring offsets for Flow Director to the assigned rings.
4236 *
4237 **/
4238static bool inline ixgbe_cache_ring_fdir(struct ixgbe_adapter *adapter)
4239{
4240 int i;
4241 bool ret = false;
4242
4243 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED &&
4244 ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) ||
4245 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))) {
4246 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 4247 adapter->rx_ring[i]->reg_idx = i;
c4cf55e5 4248 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 4249 adapter->tx_ring[i]->reg_idx = i;
c4cf55e5
PWJ		 4250 ret = true;
4251 }
4252
4253 return ret;
4254}
4255
0331a832
YZ		 4256#ifdef IXGBE_FCOE
4257/**
4258 * ixgbe_cache_ring_fcoe - Descriptor ring to register mapping for the FCoE
4259 * @adapter: board private structure to initialize
4260 *
4261 * Cache the descriptor ring offsets for FCoE mode to the assigned rings.
4262 *
4263 */
4264static inline bool ixgbe_cache_ring_fcoe(struct ixgbe_adapter *adapter)
4265{
8de8b2e6 4266 int i, fcoe_rx_i = 0, fcoe_tx_i = 0;
0331a832
YZ		 4267 bool ret = false;
4268 struct ixgbe_ring_feature *f = &adapter->ring_feature[RING_F_FCOE];
4269
4270 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
4271#ifdef CONFIG_IXGBE_DCB
4272 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
8de8b2e6
YZ		 4273 struct ixgbe_fcoe *fcoe = &adapter->fcoe;
4274
0331a832 4275 ixgbe_cache_ring_dcb(adapter);
8de8b2e6 4276 /* find out queues in TC for FCoE */
4a0b9ca0
PW		 4277 fcoe_rx_i = adapter->rx_ring[fcoe->tc]->reg_idx + 1;
4278 fcoe_tx_i = adapter->tx_ring[fcoe->tc]->reg_idx + 1;
8de8b2e6
YZ		 4279 /*
4280 * In 82599, the number of Tx queues for each traffic
4281 * class for both 8-TC and 4-TC modes are:
4282 * TCs : TC0 TC1 TC2 TC3 TC4 TC5 TC6 TC7
4283 * 8 TCs: 32 32 16 16 8 8 8 8
4284 * 4 TCs: 64 64 32 32
4285 * We have max 8 queues for FCoE, where 8 the is
4286 * FCoE redirection table size. If TC for FCoE is
4287 * less than or equal to TC3, we have enough queues
4288 * to add max of 8 queues for FCoE, so we start FCoE
4289 * tx descriptor from the next one, i.e., reg_idx + 1.
4290 * If TC for FCoE is above TC3, implying 8 TC mode,
4291 * and we need 8 for FCoE, we have to take all queues
4292 * in that traffic class for FCoE.
4293 */
4294 if ((f->indices == IXGBE_FCRETA_SIZE) && (fcoe->tc > 3))
4295 fcoe_tx_i--;
0331a832
YZ		 4296 }
4297#endif /* CONFIG_IXGBE_DCB */
4298 if (adapter->flags & IXGBE_FLAG_RSS_ENABLED) {
8faa2a78
YZ		 4299 if ((adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) ||
4300 (adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE))
4301 ixgbe_cache_ring_fdir(adapter);
4302 else
4303 ixgbe_cache_ring_rss(adapter);
4304
8de8b2e6
YZ		 4305 fcoe_rx_i = f->mask;
4306 fcoe_tx_i = f->mask;
4307 }
4308 for (i = 0; i < f->indices; i++, fcoe_rx_i++, fcoe_tx_i++) {
4a0b9ca0
PW		 4309 adapter->rx_ring[f->mask + i]->reg_idx = fcoe_rx_i;
4310 adapter->tx_ring[f->mask + i]->reg_idx = fcoe_tx_i;
0331a832 4311 }
0331a832
YZ		 4312 ret = true;
4313 }
4314 return ret;
4315}
4316
4317#endif /* IXGBE_FCOE */
1cdd1ec8
GR		 4318/**
4319 * ixgbe_cache_ring_sriov - Descriptor ring to register mapping for sriov
4320 * @adapter: board private structure to initialize
4321 *
4322 * SR-IOV doesn't use any descriptor rings but changes the default if
4323 * no other mapping is used.
4324 *
4325 */
4326static inline bool ixgbe_cache_ring_sriov(struct ixgbe_adapter *adapter)
4327{
4a0b9ca0
PW		 4328 adapter->rx_ring[0]->reg_idx = adapter->num_vfs * 2;
4329 adapter->tx_ring[0]->reg_idx = adapter->num_vfs * 2;
1cdd1ec8
GR		 4330 if (adapter->num_vfs)
4331 return true;
4332 else
4333 return false;
4334}
4335
bc97114d
PWJ		 4336/**
4337 * ixgbe_cache_ring_register - Descriptor ring to register mapping
4338 * @adapter: board private structure to initialize
4339 *
4340 * Once we know the feature-set enabled for the device, we'll cache
4341 * the register offset the descriptor ring is assigned to.
4342 *
4343 * Note, the order the various feature calls is important. It must start with
4344 * the "most" features enabled at the same time, then trickle down to the
4345 * least amount of features turned on at once.
4346 **/
4347static void ixgbe_cache_ring_register(struct ixgbe_adapter *adapter)
4348{
4349 /* start with default case */
4a0b9ca0
PW		 4350 adapter->rx_ring[0]->reg_idx = 0;
4351 adapter->tx_ring[0]->reg_idx = 0;
bc97114d 4352
1cdd1ec8
GR		 4353 if (ixgbe_cache_ring_sriov(adapter))
4354 return;
4355
0331a832
YZ		 4356#ifdef IXGBE_FCOE
4357 if (ixgbe_cache_ring_fcoe(adapter))
4358 return;
4359
4360#endif /* IXGBE_FCOE */
bc97114d
PWJ		 4361#ifdef CONFIG_IXGBE_DCB
4362 if (ixgbe_cache_ring_dcb(adapter))
4363 return;
4364
4365#endif
c4cf55e5
PWJ		 4366 if (ixgbe_cache_ring_fdir(adapter))
4367 return;
4368
bc97114d
PWJ		 4369 if (ixgbe_cache_ring_rss(adapter))
4370 return;
021230d4
AV		 4371}
4372
9a799d71
AK		 4373/**
4374 * ixgbe_alloc_queues - Allocate memory for all rings
4375 * @adapter: board private structure to initialize
4376 *
4377 * We allocate one ring per queue at run-time since we don't know the
4df10466
JB		 4378 * number of queues at compile-time. The polling_netdev array is
4379 * intended for Multiqueue, but should work fine with a single queue.
9a799d71 4380 **/
2f90b865 4381static int ixgbe_alloc_queues(struct ixgbe_adapter *adapter)
9a799d71
AK		 4382{
4383 int i;
4a0b9ca0 4384 int orig_node = adapter->node;
9a799d71 4385
021230d4 4386 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0
PW		 4387 struct ixgbe_ring *ring = adapter->tx_ring[i];
4388 if (orig_node == -1) {
4389 int cur_node = next_online_node(adapter->node);
4390 if (cur_node == MAX_NUMNODES)
4391 cur_node = first_online_node;
4392 adapter->node = cur_node;
4393 }
4394 ring = kzalloc_node(sizeof(struct ixgbe_ring), GFP_KERNEL,
4395 adapter->node);
4396 if (!ring)
4397 ring = kzalloc(sizeof(struct ixgbe_ring), GFP_KERNEL);
4398 if (!ring)
4399 goto err_tx_ring_allocation;
4400 ring->count = adapter->tx_ring_count;
4401 ring->queue_index = i;
4402 ring->numa_node = adapter->node;
4403
4404 adapter->tx_ring[i] = ring;
021230d4 4405 }
b9804972 4406
4a0b9ca0
PW		 4407 /* Restore the adapter's original node */
4408 adapter->node = orig_node;
4409
9a799d71 4410 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0
PW		 4411 struct ixgbe_ring *ring = adapter->rx_ring[i];
4412 if (orig_node == -1) {
4413 int cur_node = next_online_node(adapter->node);
4414 if (cur_node == MAX_NUMNODES)
4415 cur_node = first_online_node;
4416 adapter->node = cur_node;
4417 }
4418 ring = kzalloc_node(sizeof(struct ixgbe_ring), GFP_KERNEL,
4419 adapter->node);
4420 if (!ring)
4421 ring = kzalloc(sizeof(struct ixgbe_ring), GFP_KERNEL);
4422 if (!ring)
4423 goto err_rx_ring_allocation;
4424 ring->count = adapter->rx_ring_count;
4425 ring->queue_index = i;
4426 ring->numa_node = adapter->node;
4427
4428 adapter->rx_ring[i] = ring;
021230d4
AV		 4429 }
4430
4a0b9ca0
PW		 4431 /* Restore the adapter's original node */
4432 adapter->node = orig_node;
4433
021230d4
AV		 4434 ixgbe_cache_ring_register(adapter);
4435
4436 return 0;
4437
4438err_rx_ring_allocation:
4a0b9ca0
PW		 4439 for (i = 0; i < adapter->num_tx_queues; i++)
4440 kfree(adapter->tx_ring[i]);
021230d4
AV		 4441err_tx_ring_allocation:
4442 return -ENOMEM;
4443}
4444
4445/**
4446 * ixgbe_set_interrupt_capability - set MSI-X or MSI if supported
4447 * @adapter: board private structure to initialize
4448 *
4449 * Attempt to configure the interrupts using the best available
4450 * capabilities of the hardware and the kernel.
4451 **/
feea6a57 4452static int ixgbe_set_interrupt_capability(struct ixgbe_adapter *adapter)
021230d4 4453{
8be0e467 4454 struct ixgbe_hw *hw = &adapter->hw;
021230d4
AV		 4455 int err = 0;
4456 int vector, v_budget;
4457
4458 /*
4459 * It's easy to be greedy for MSI-X vectors, but it really
4460 * doesn't do us much good if we have a lot more vectors
4461 * than CPU's. So let's be conservative and only ask for
342bde1b 4462 * (roughly) the same number of vectors as there are CPU's.
021230d4
AV		 4463 */
4464 v_budget = min(adapter->num_rx_queues + adapter->num_tx_queues,
342bde1b 4465 (int)num_online_cpus()) + NON_Q_VECTORS;
021230d4
AV		 4466
4467 /*
4468 * At the same time, hardware can only support a maximum of
8be0e467
PW		 4469 * hw.mac->max_msix_vectors vectors. With features
4470 * such as RSS and VMDq, we can easily surpass the number of Rx and Tx
4471 * descriptor queues supported by our device. Thus, we cap it off in
4472 * those rare cases where the cpu count also exceeds our vector limit.
021230d4 4473 */
8be0e467 4474 v_budget = min(v_budget, (int)hw->mac.max_msix_vectors);
021230d4
AV		 4475
4476 /* A failure in MSI-X entry allocation isn't fatal, but it does
4477 * mean we disable MSI-X capabilities of the adapter. */
4478 adapter->msix_entries = kcalloc(v_budget,
b4617240 4479 sizeof(struct msix_entry), GFP_KERNEL);
7a921c93
AD		 4480 if (adapter->msix_entries) {
4481 for (vector = 0; vector < v_budget; vector++)
4482 adapter->msix_entries[vector].entry = vector;
021230d4 4483
7a921c93 4484 ixgbe_acquire_msix_vectors(adapter, v_budget);
021230d4 4485
7a921c93
AD		 4486 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
4487 goto out;
4488 }
26d27844 4489
7a921c93
AD		 4490 adapter->flags &= ~IXGBE_FLAG_DCB_ENABLED;
4491 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
c4cf55e5
PWJ		 4492 adapter->flags &= ~IXGBE_FLAG_FDIR_HASH_CAPABLE;
4493 adapter->flags &= ~IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
4494 adapter->atr_sample_rate = 0;
1cdd1ec8
GR		 4495 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
4496 ixgbe_disable_sriov(adapter);
4497
7a921c93 4498 ixgbe_set_num_queues(adapter);
021230d4 4499
021230d4
AV		 4500 err = pci_enable_msi(adapter->pdev);
4501 if (!err) {
4502 adapter->flags |= IXGBE_FLAG_MSI_ENABLED;
4503 } else {
849c4542
ET		 4504 netif_printk(adapter, hw, KERN_DEBUG, adapter->netdev,
4505 "Unable to allocate MSI interrupt, "
4506 "falling back to legacy. Error: %d\n", err);
021230d4
AV		 4507 /* reset err */
4508 err = 0;
4509 }
4510
4511out:
021230d4
AV		 4512 return err;
4513}
4514
7a921c93
AD		 4515/**
4516 * ixgbe_alloc_q_vectors - Allocate memory for interrupt vectors
4517 * @adapter: board private structure to initialize
4518 *
4519 * We allocate one q_vector per queue interrupt. If allocation fails we
4520 * return -ENOMEM.
4521 **/
4522static int ixgbe_alloc_q_vectors(struct ixgbe_adapter *adapter)
4523{
4524 int q_idx, num_q_vectors;
4525 struct ixgbe_q_vector *q_vector;
4526 int napi_vectors;
4527 int (*poll)(struct napi_struct *, int);
4528
4529 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
4530 num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
4531 napi_vectors = adapter->num_rx_queues;
91281fd3 4532 poll = &ixgbe_clean_rxtx_many;
7a921c93
AD		 4533 } else {
4534 num_q_vectors = 1;
4535 napi_vectors = 1;
4536 poll = &ixgbe_poll;
4537 }
4538
4539 for (q_idx = 0; q_idx < num_q_vectors; q_idx++) {
1a6c14a2
JB		 4540 q_vector = kzalloc_node(sizeof(struct ixgbe_q_vector),
4541 GFP_KERNEL, adapter->node);
4542 if (!q_vector)
4543 q_vector = kzalloc(sizeof(struct ixgbe_q_vector),
4544 GFP_KERNEL);
7a921c93
AD		 4545 if (!q_vector)
4546 goto err_out;
4547 q_vector->adapter = adapter;
f7554a2b
NS		 4548 if (q_vector->txr_count && !q_vector->rxr_count)
4549 q_vector->eitr = adapter->tx_eitr_param;
4550 else
4551 q_vector->eitr = adapter->rx_eitr_param;
fe49f04a 4552 q_vector->v_idx = q_idx;
91281fd3 4553 netif_napi_add(adapter->netdev, &q_vector->napi, (*poll), 64);
7a921c93
AD		 4554 adapter->q_vector[q_idx] = q_vector;
4555 }
4556
4557 return 0;
4558
4559err_out:
4560 while (q_idx) {
4561 q_idx--;
4562 q_vector = adapter->q_vector[q_idx];
4563 netif_napi_del(&q_vector->napi);
4564 kfree(q_vector);
4565 adapter->q_vector[q_idx] = NULL;
4566 }
4567 return -ENOMEM;
4568}
4569
4570/**
4571 * ixgbe_free_q_vectors - Free memory allocated for interrupt vectors
4572 * @adapter: board private structure to initialize
4573 *
4574 * This function frees the memory allocated to the q_vectors. In addition if
4575 * NAPI is enabled it will delete any references to the NAPI struct prior
4576 * to freeing the q_vector.
4577 **/
4578static void ixgbe_free_q_vectors(struct ixgbe_adapter *adapter)
4579{
4580 int q_idx, num_q_vectors;
7a921c93 4581
91281fd3 4582 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED)
7a921c93 4583 num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
91281fd3 4584 else
7a921c93 4585 num_q_vectors = 1;
7a921c93
AD		 4586
4587 for (q_idx = 0; q_idx < num_q_vectors; q_idx++) {
4588 struct ixgbe_q_vector *q_vector = adapter->q_vector[q_idx];
7a921c93 4589 adapter->q_vector[q_idx] = NULL;
91281fd3 4590 netif_napi_del(&q_vector->napi);
7a921c93
AD		 4591 kfree(q_vector);
4592 }
4593}
4594
7b25cdba 4595static void ixgbe_reset_interrupt_capability(struct ixgbe_adapter *adapter)
021230d4
AV		 4596{
4597 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
4598 adapter->flags &= ~IXGBE_FLAG_MSIX_ENABLED;
4599 pci_disable_msix(adapter->pdev);
4600 kfree(adapter->msix_entries);
4601 adapter->msix_entries = NULL;
4602 } else if (adapter->flags & IXGBE_FLAG_MSI_ENABLED) {
4603 adapter->flags &= ~IXGBE_FLAG_MSI_ENABLED;
4604 pci_disable_msi(adapter->pdev);
4605 }
021230d4
AV		 4606}
4607
4608/**
4609 * ixgbe_init_interrupt_scheme - Determine proper interrupt scheme
4610 * @adapter: board private structure to initialize
4611 *
4612 * We determine which interrupt scheme to use based on...
4613 * - Kernel support (MSI, MSI-X)
4614 * - which can be user-defined (via MODULE_PARAM)
4615 * - Hardware queue count (num_*_queues)
4616 * - defined by miscellaneous hardware support/features (RSS, etc.)
4617 **/
2f90b865 4618int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter)
021230d4
AV		 4619{
4620 int err;
4621
4622 /* Number of supported queues */
4623 ixgbe_set_num_queues(adapter);
4624
021230d4
AV		 4625 err = ixgbe_set_interrupt_capability(adapter);
4626 if (err) {
849c4542 4627 e_dev_err("Unable to setup interrupt capabilities\n");
021230d4 4628 goto err_set_interrupt;
9a799d71
AK		 4629 }
4630
7a921c93
AD		 4631 err = ixgbe_alloc_q_vectors(adapter);
4632 if (err) {
849c4542 4633 e_dev_err("Unable to allocate memory for queue vectors\n");
7a921c93
AD		 4634 goto err_alloc_q_vectors;
4635 }
4636
4637 err = ixgbe_alloc_queues(adapter);
4638 if (err) {
849c4542 4639 e_dev_err("Unable to allocate memory for queues\n");
7a921c93
AD		 4640 goto err_alloc_queues;
4641 }
4642
849c4542 4643 e_dev_info("Multiqueue %s: Rx Queue count = %u, Tx Queue count = %u\n",
396e799c
ET		 4644 (adapter->num_rx_queues > 1) ? "Enabled" : "Disabled",
4645 adapter->num_rx_queues, adapter->num_tx_queues);
021230d4
AV		 4646
4647 set_bit(__IXGBE_DOWN, &adapter->state);
4648
9a799d71 4649 return 0;
021230d4 4650
7a921c93
AD		 4651err_alloc_queues:
4652 ixgbe_free_q_vectors(adapter);
4653err_alloc_q_vectors:
4654 ixgbe_reset_interrupt_capability(adapter);
021230d4 4655err_set_interrupt:
7a921c93
AD		 4656 return err;
4657}
4658
4659/**
4660 * ixgbe_clear_interrupt_scheme - Clear the current interrupt scheme settings
4661 * @adapter: board private structure to clear interrupt scheme on
4662 *
4663 * We go through and clear interrupt specific resources and reset the structure
4664 * to pre-load conditions
4665 **/
4666void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter)
4667{
4a0b9ca0
PW		 4668 int i;
4669
4670 for (i = 0; i < adapter->num_tx_queues; i++) {
4671 kfree(adapter->tx_ring[i]);
4672 adapter->tx_ring[i] = NULL;
4673 }
4674 for (i = 0; i < adapter->num_rx_queues; i++) {
4675 kfree(adapter->rx_ring[i]);
4676 adapter->rx_ring[i] = NULL;
4677 }
7a921c93
AD		 4678
4679 ixgbe_free_q_vectors(adapter);
4680 ixgbe_reset_interrupt_capability(adapter);
9a799d71
AK		 4681}
4682
c4900be0
DS		 4683/**
4684 * ixgbe_sfp_timer - worker thread to find a missing module
4685 * @data: pointer to our adapter struct
4686 **/
4687static void ixgbe_sfp_timer(unsigned long data)
4688{
4689 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
4690
4df10466
JB		 4691 /*
4692 * Do the sfp_timer outside of interrupt context due to the
c4900be0
DS		 4693 * delays that sfp+ detection requires
4694 */
4695 schedule_work(&adapter->sfp_task);
4696}
4697
4698/**
4699 * ixgbe_sfp_task - worker thread to find a missing module
4700 * @work: pointer to work_struct containing our data
4701 **/
4702static void ixgbe_sfp_task(struct work_struct *work)
4703{
4704 struct ixgbe_adapter *adapter = container_of(work,
4705 struct ixgbe_adapter,
4706 sfp_task);
4707 struct ixgbe_hw *hw = &adapter->hw;
4708
4709 if ((hw->phy.type == ixgbe_phy_nl) &&
4710 (hw->phy.sfp_type == ixgbe_sfp_type_not_present)) {
4711 s32 ret = hw->phy.ops.identify_sfp(hw);
63d6e1d8 4712 if (ret == IXGBE_ERR_SFP_NOT_PRESENT)
c4900be0
DS		 4713 goto reschedule;
4714 ret = hw->phy.ops.reset(hw);
4715 if (ret == IXGBE_ERR_SFP_NOT_SUPPORTED) {
849c4542
ET		 4716 e_dev_err("failed to initialize because an unsupported "
4717 "SFP+ module type was detected.\n");
4718 e_dev_err("Reload the driver after installing a "
4719 "supported module.\n");
c4900be0
DS		 4720 unregister_netdev(adapter->netdev);
4721 } else {
396e799c 4722 e_info(probe, "detected SFP+: %d\n", hw->phy.sfp_type);
c4900be0
DS		 4723 }
4724 /* don't need this routine any more */
4725 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
4726 }
4727 return;
4728reschedule:
4729 if (test_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state))
4730 mod_timer(&adapter->sfp_timer,
4731 round_jiffies(jiffies + (2 * HZ)));
4732}
4733
9a799d71
AK		 4734/**
4735 * ixgbe_sw_init - Initialize general software structures (struct ixgbe_adapter)
4736 * @adapter: board private structure to initialize
4737 *
4738 * ixgbe_sw_init initializes the Adapter private data structure.
4739 * Fields are initialized based on PCI device information and
4740 * OS network device settings (MTU size).
4741 **/
4742static int __devinit ixgbe_sw_init(struct ixgbe_adapter *adapter)
4743{
4744 struct ixgbe_hw *hw = &adapter->hw;
4745 struct pci_dev *pdev = adapter->pdev;
9a713e7c 4746 struct net_device *dev = adapter->netdev;
021230d4 4747 unsigned int rss;
7a6b6f51 4748#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 4749 int j;
4750 struct tc_configuration *tc;
4751#endif
021230d4 4752
c44ade9e
JB		 4753 /* PCI config space info */
4754
4755 hw->vendor_id = pdev->vendor;
4756 hw->device_id = pdev->device;
4757 hw->revision_id = pdev->revision;
4758 hw->subsystem_vendor_id = pdev->subsystem_vendor;
4759 hw->subsystem_device_id = pdev->subsystem_device;
4760
021230d4
AV		 4761 /* Set capability flags */
4762 rss = min(IXGBE_MAX_RSS_INDICES, (int)num_online_cpus());
4763 adapter->ring_feature[RING_F_RSS].indices = rss;
4764 adapter->flags |= IXGBE_FLAG_RSS_ENABLED;
2f90b865 4765 adapter->ring_feature[RING_F_DCB].indices = IXGBE_MAX_DCB_INDICES;
bf069c97
DS		 4766 if (hw->mac.type == ixgbe_mac_82598EB) {
4767 if (hw->device_id == IXGBE_DEV_ID_82598AT)
4768 adapter->flags |= IXGBE_FLAG_FAN_FAIL_CAPABLE;
e8e26350 4769 adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82598;
bf069c97 4770 } else if (hw->mac.type == ixgbe_mac_82599EB) {
e8e26350 4771 adapter->max_msix_q_vectors = MAX_MSIX_Q_VECTORS_82599;
0c19d6af
PWJ		 4772 adapter->flags2 |= IXGBE_FLAG2_RSC_CAPABLE;
4773 adapter->flags2 |= IXGBE_FLAG2_RSC_ENABLED;
119fc60a
MC		 4774 if (hw->device_id == IXGBE_DEV_ID_82599_T3_LOM)
4775 adapter->flags2 |= IXGBE_FLAG2_TEMP_SENSOR_CAPABLE;
9a713e7c
PW		 4776 if (dev->features & NETIF_F_NTUPLE) {
4777 /* Flow Director perfect filter enabled */
4778 adapter->flags |= IXGBE_FLAG_FDIR_PERFECT_CAPABLE;
4779 adapter->atr_sample_rate = 0;
4780 spin_lock_init(&adapter->fdir_perfect_lock);
4781 } else {
4782 /* Flow Director hash filters enabled */
4783 adapter->flags |= IXGBE_FLAG_FDIR_HASH_CAPABLE;
4784 adapter->atr_sample_rate = 20;
4785 }
c4cf55e5
PWJ		 4786 adapter->ring_feature[RING_F_FDIR].indices =
4787 IXGBE_MAX_FDIR_INDICES;
c4cf55e5 4788 adapter->fdir_pballoc = 0;
eacd73f7 4789#ifdef IXGBE_FCOE
0d551589
YZ		 4790 adapter->flags |= IXGBE_FLAG_FCOE_CAPABLE;
4791 adapter->flags &= ~IXGBE_FLAG_FCOE_ENABLED;
4792 adapter->ring_feature[RING_F_FCOE].indices = 0;
61a0f421 4793#ifdef CONFIG_IXGBE_DCB
6ee16520
YZ		 4794 /* Default traffic class to use for FCoE */
4795 adapter->fcoe.tc = IXGBE_FCOE_DEFTC;
56075a98 4796 adapter->fcoe.up = IXGBE_FCOE_DEFTC;
61a0f421 4797#endif
eacd73f7 4798#endif /* IXGBE_FCOE */
f8212f97 4799 }
2f90b865 4800
7a6b6f51 4801#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 4802 /* Configure DCB traffic classes */
4803 for (j = 0; j < MAX_TRAFFIC_CLASS; j++) {
4804 tc = &adapter->dcb_cfg.tc_config[j];
4805 tc->path[DCB_TX_CONFIG].bwg_id = 0;
4806 tc->path[DCB_TX_CONFIG].bwg_percent = 12 + (j & 1);
4807 tc->path[DCB_RX_CONFIG].bwg_id = 0;
4808 tc->path[DCB_RX_CONFIG].bwg_percent = 12 + (j & 1);
4809 tc->dcb_pfc = pfc_disabled;
4810 }
4811 adapter->dcb_cfg.bw_percentage[DCB_TX_CONFIG][0] = 100;
4812 adapter->dcb_cfg.bw_percentage[DCB_RX_CONFIG][0] = 100;
4813 adapter->dcb_cfg.rx_pba_cfg = pba_equal;
264857b8 4814 adapter->dcb_cfg.pfc_mode_enable = false;
2f90b865
AD		 4815 adapter->dcb_cfg.round_robin_enable = false;
4816 adapter->dcb_set_bitmap = 0x00;
4817 ixgbe_copy_dcb_cfg(&adapter->dcb_cfg, &adapter->temp_dcb_cfg,
4818 adapter->ring_feature[RING_F_DCB].indices);
4819
4820#endif
9a799d71
AK		 4821
4822 /* default flow control settings */
cd7664f6 4823 hw->fc.requested_mode = ixgbe_fc_full;
71fd570b 4824 hw->fc.current_mode = ixgbe_fc_full; /* init for ethtool output */
264857b8
PWJ		 4825#ifdef CONFIG_DCB
4826 adapter->last_lfc_mode = hw->fc.current_mode;
4827#endif
2b9ade93
JB		 4828 hw->fc.high_water = IXGBE_DEFAULT_FCRTH;
4829 hw->fc.low_water = IXGBE_DEFAULT_FCRTL;
4830 hw->fc.pause_time = IXGBE_DEFAULT_FCPAUSE;
4831 hw->fc.send_xon = true;
71fd570b 4832 hw->fc.disable_fc_autoneg = false;
9a799d71 4833
30efa5a3 4834 /* enable itr by default in dynamic mode */
f7554a2b
NS		 4835 adapter->rx_itr_setting = 1;
4836 adapter->rx_eitr_param = 20000;
4837 adapter->tx_itr_setting = 1;
4838 adapter->tx_eitr_param = 10000;
30efa5a3
JB		 4839
4840 /* set defaults for eitr in MegaBytes */
4841 adapter->eitr_low = 10;
4842 adapter->eitr_high = 20;
4843
4844 /* set default ring sizes */
4845 adapter->tx_ring_count = IXGBE_DEFAULT_TXD;
4846 adapter->rx_ring_count = IXGBE_DEFAULT_RXD;
4847
9a799d71 4848 /* initialize eeprom parameters */
c44ade9e 4849 if (ixgbe_init_eeprom_params_generic(hw)) {
849c4542 4850 e_dev_err("EEPROM initialization failed\n");
9a799d71
AK		 4851 return -EIO;
4852 }
4853
021230d4 4854 /* enable rx csum by default */
9a799d71
AK		 4855 adapter->flags |= IXGBE_FLAG_RX_CSUM_ENABLED;
4856
1a6c14a2
JB		 4857 /* get assigned NUMA node */
4858 adapter->node = dev_to_node(&pdev->dev);
4859
9a799d71
AK		 4860 set_bit(__IXGBE_DOWN, &adapter->state);
4861
4862 return 0;
4863}
4864
4865/**
4866 * ixgbe_setup_tx_resources - allocate Tx resources (Descriptors)
4867 * @adapter: board private structure
3a581073 4868 * @tx_ring: tx descriptor ring (for a specific queue) to setup
9a799d71
AK		 4869 *
4870 * Return 0 on success, negative on failure
4871 **/
4872int ixgbe_setup_tx_resources(struct ixgbe_adapter *adapter,
e01c31a5 4873 struct ixgbe_ring *tx_ring)
9a799d71
AK		 4874{
4875 struct pci_dev *pdev = adapter->pdev;
4876 int size;
4877
3a581073 4878 size = sizeof(struct ixgbe_tx_buffer) * tx_ring->count;
4a0b9ca0 4879 tx_ring->tx_buffer_info = vmalloc_node(size, tx_ring->numa_node);
1a6c14a2
JB		 4880 if (!tx_ring->tx_buffer_info)
4881 tx_ring->tx_buffer_info = vmalloc(size);
e01c31a5
JB		 4882 if (!tx_ring->tx_buffer_info)
4883 goto err;
3a581073 4884 memset(tx_ring->tx_buffer_info, 0, size);
9a799d71
AK		 4885
4886 /* round up to nearest 4K */
12207e49 4887 tx_ring->size = tx_ring->count * sizeof(union ixgbe_adv_tx_desc);
3a581073 4888 tx_ring->size = ALIGN(tx_ring->size, 4096);
9a799d71 4889
1b507730
NN		 4890 tx_ring->desc = dma_alloc_coherent(&pdev->dev, tx_ring->size,
4891 &tx_ring->dma, GFP_KERNEL);
e01c31a5
JB		 4892 if (!tx_ring->desc)
4893 goto err;
9a799d71 4894
3a581073
JB		 4895 tx_ring->next_to_use = 0;
4896 tx_ring->next_to_clean = 0;
4897 tx_ring->work_limit = tx_ring->count;
9a799d71 4898 return 0;
e01c31a5
JB		 4899
4900err:
4901 vfree(tx_ring->tx_buffer_info);
4902 tx_ring->tx_buffer_info = NULL;
396e799c 4903 e_err(probe, "Unable to allocate memory for the Tx descriptor ring\n");
e01c31a5 4904 return -ENOMEM;
9a799d71
AK		 4905}
4906
69888674
AD		 4907/**
4908 * ixgbe_setup_all_tx_resources - allocate all queues Tx resources
4909 * @adapter: board private structure
4910 *
4911 * If this function returns with an error, then it's possible one or
4912 * more of the rings is populated (while the rest are not). It is the
4913 * callers duty to clean those orphaned rings.
4914 *
4915 * Return 0 on success, negative on failure
4916 **/
4917static int ixgbe_setup_all_tx_resources(struct ixgbe_adapter *adapter)
4918{
4919 int i, err = 0;
4920
4921 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 4922 err = ixgbe_setup_tx_resources(adapter, adapter->tx_ring[i]);
69888674
AD		 4923 if (!err)
4924 continue;
396e799c 4925 e_err(probe, "Allocation for Tx Queue %u failed\n", i);
69888674
AD		 4926 break;
4927 }
4928
4929 return err;
4930}
4931
9a799d71
AK		 4932/**
4933 * ixgbe_setup_rx_resources - allocate Rx resources (Descriptors)
4934 * @adapter: board private structure
3a581073 4935 * @rx_ring: rx descriptor ring (for a specific queue) to setup
9a799d71
AK		 4936 *
4937 * Returns 0 on success, negative on failure
4938 **/
4939int ixgbe_setup_rx_resources(struct ixgbe_adapter *adapter,
b4617240 4940 struct ixgbe_ring *rx_ring)
9a799d71
AK		 4941{
4942 struct pci_dev *pdev = adapter->pdev;
021230d4 4943 int size;
9a799d71 4944
3a581073 4945 size = sizeof(struct ixgbe_rx_buffer) * rx_ring->count;
1a6c14a2
JB		 4946 rx_ring->rx_buffer_info = vmalloc_node(size, adapter->node);
4947 if (!rx_ring->rx_buffer_info)
4948 rx_ring->rx_buffer_info = vmalloc(size);
3a581073 4949 if (!rx_ring->rx_buffer_info) {
396e799c
ET		 4950 e_err(probe, "vmalloc allocation failed for the Rx "
4951 "descriptor ring\n");
177db6ff 4952 goto alloc_failed;
9a799d71 4953 }
3a581073 4954 memset(rx_ring->rx_buffer_info, 0, size);
9a799d71 4955
9a799d71 4956 /* Round up to nearest 4K */
3a581073
JB		 4957 rx_ring->size = rx_ring->count * sizeof(union ixgbe_adv_rx_desc);
4958 rx_ring->size = ALIGN(rx_ring->size, 4096);
9a799d71 4959
1b507730
NN		 4960 rx_ring->desc = dma_alloc_coherent(&pdev->dev, rx_ring->size,
4961 &rx_ring->dma, GFP_KERNEL);
9a799d71 4962
3a581073 4963 if (!rx_ring->desc) {
396e799c
ET		 4964 e_err(probe, "Memory allocation failed for the Rx "
4965 "descriptor ring\n");
3a581073 4966 vfree(rx_ring->rx_buffer_info);
177db6ff 4967 goto alloc_failed;
9a799d71
AK		 4968 }
4969
3a581073
JB		 4970 rx_ring->next_to_clean = 0;
4971 rx_ring->next_to_use = 0;
9a799d71
AK		 4972
4973 return 0;
177db6ff
MC		 4974
4975alloc_failed:
177db6ff 4976 return -ENOMEM;
9a799d71
AK		 4977}
4978
69888674
AD		 4979/**
4980 * ixgbe_setup_all_rx_resources - allocate all queues Rx resources
4981 * @adapter: board private structure
4982 *
4983 * If this function returns with an error, then it's possible one or
4984 * more of the rings is populated (while the rest are not). It is the
4985 * callers duty to clean those orphaned rings.
4986 *
4987 * Return 0 on success, negative on failure
4988 **/
4989
4990static int ixgbe_setup_all_rx_resources(struct ixgbe_adapter *adapter)
4991{
4992 int i, err = 0;
4993
4994 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0 4995 err = ixgbe_setup_rx_resources(adapter, adapter->rx_ring[i]);
69888674
AD		 4996 if (!err)
4997 continue;
396e799c 4998 e_err(probe, "Allocation for Rx Queue %u failed\n", i);
69888674
AD		 4999 break;
5000 }
5001
5002 return err;
5003}
5004
9a799d71
AK		 5005/**
5006 * ixgbe_free_tx_resources - Free Tx Resources per Queue
5007 * @adapter: board private structure
5008 * @tx_ring: Tx descriptor ring for a specific queue
5009 *
5010 * Free all transmit software resources
5011 **/
c431f97e
JB		 5012void ixgbe_free_tx_resources(struct ixgbe_adapter *adapter,
5013 struct ixgbe_ring *tx_ring)
9a799d71
AK		 5014{
5015 struct pci_dev *pdev = adapter->pdev;
5016
5017 ixgbe_clean_tx_ring(adapter, tx_ring);
5018
5019 vfree(tx_ring->tx_buffer_info);
5020 tx_ring->tx_buffer_info = NULL;
5021
1b507730
NN		 5022 dma_free_coherent(&pdev->dev, tx_ring->size, tx_ring->desc,
5023 tx_ring->dma);
9a799d71
AK		 5024
5025 tx_ring->desc = NULL;
5026}
5027
5028/**
5029 * ixgbe_free_all_tx_resources - Free Tx Resources for All Queues
5030 * @adapter: board private structure
5031 *
5032 * Free all transmit software resources
5033 **/
5034static void ixgbe_free_all_tx_resources(struct ixgbe_adapter *adapter)
5035{
5036 int i;
5037
5038 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0
PW		 5039 if (adapter->tx_ring[i]->desc)
5040 ixgbe_free_tx_resources(adapter, adapter->tx_ring[i]);
9a799d71
AK		 5041}
5042
5043/**
b4617240 5044 * ixgbe_free_rx_resources - Free Rx Resources
9a799d71
AK		 5045 * @adapter: board private structure
5046 * @rx_ring: ring to clean the resources from
5047 *
5048 * Free all receive software resources
5049 **/
c431f97e
JB		 5050void ixgbe_free_rx_resources(struct ixgbe_adapter *adapter,
5051 struct ixgbe_ring *rx_ring)
9a799d71
AK		 5052{
5053 struct pci_dev *pdev = adapter->pdev;
5054
5055 ixgbe_clean_rx_ring(adapter, rx_ring);
5056
5057 vfree(rx_ring->rx_buffer_info);
5058 rx_ring->rx_buffer_info = NULL;
5059
1b507730
NN		 5060 dma_free_coherent(&pdev->dev, rx_ring->size, rx_ring->desc,
5061 rx_ring->dma);
9a799d71
AK		 5062
5063 rx_ring->desc = NULL;
5064}
5065
5066/**
5067 * ixgbe_free_all_rx_resources - Free Rx Resources for All Queues
5068 * @adapter: board private structure
5069 *
5070 * Free all receive software resources
5071 **/
5072static void ixgbe_free_all_rx_resources(struct ixgbe_adapter *adapter)
5073{
5074 int i;
5075
5076 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0
PW		 5077 if (adapter->rx_ring[i]->desc)
5078 ixgbe_free_rx_resources(adapter, adapter->rx_ring[i]);
9a799d71
AK		 5079}
5080
9a799d71
AK		 5081/**
5082 * ixgbe_change_mtu - Change the Maximum Transfer Unit
5083 * @netdev: network interface device structure
5084 * @new_mtu: new value for maximum frame size
5085 *
5086 * Returns 0 on success, negative on failure
5087 **/
5088static int ixgbe_change_mtu(struct net_device *netdev, int new_mtu)
5089{
5090 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5091 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
5092
42c783c5
JB		 5093 /* MTU < 68 is an error and causes problems on some kernels */
5094 if ((new_mtu < 68) || (max_frame > IXGBE_MAX_JUMBO_FRAME_SIZE))
9a799d71
AK		 5095 return -EINVAL;
5096
396e799c 5097 e_info(probe, "changing MTU from %d to %d\n", netdev->mtu, new_mtu);
021230d4 5098 /* must set new MTU before calling down or up */
9a799d71
AK		 5099 netdev->mtu = new_mtu;
5100
d4f80882
AV		 5101 if (netif_running(netdev))
5102 ixgbe_reinit_locked(adapter);
9a799d71
AK		 5103
5104 return 0;
5105}
5106
5107/**
5108 * ixgbe_open - Called when a network interface is made active
5109 * @netdev: network interface device structure
5110 *
5111 * Returns 0 on success, negative value on failure
5112 *
5113 * The open entry point is called when a network interface is made
5114 * active by the system (IFF_UP). At this point all resources needed
5115 * for transmit and receive operations are allocated, the interrupt
5116 * handler is registered with the OS, the watchdog timer is started,
5117 * and the stack is notified that the interface is ready.
5118 **/
5119static int ixgbe_open(struct net_device *netdev)
5120{
5121 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5122 int err;
4bebfaa5
AK		 5123
5124 /* disallow open during test */
5125 if (test_bit(__IXGBE_TESTING, &adapter->state))
5126 return -EBUSY;
9a799d71 5127
54386467
JB		 5128 netif_carrier_off(netdev);
5129
9a799d71
AK		 5130 /* allocate transmit descriptors */
5131 err = ixgbe_setup_all_tx_resources(adapter);
5132 if (err)
5133 goto err_setup_tx;
5134
9a799d71
AK		 5135 /* allocate receive descriptors */
5136 err = ixgbe_setup_all_rx_resources(adapter);
5137 if (err)
5138 goto err_setup_rx;
5139
5140 ixgbe_configure(adapter);
5141
021230d4 5142 err = ixgbe_request_irq(adapter);
9a799d71
AK		 5143 if (err)
5144 goto err_req_irq;
5145
9a799d71
AK		 5146 err = ixgbe_up_complete(adapter);
5147 if (err)
5148 goto err_up;
5149
d55b53ff
JK		 5150 netif_tx_start_all_queues(netdev);
5151
9a799d71
AK		 5152 return 0;
5153
5154err_up:
5eba3699 5155 ixgbe_release_hw_control(adapter);
9a799d71
AK		 5156 ixgbe_free_irq(adapter);
5157err_req_irq:
9a799d71 5158err_setup_rx:
a20a1199 5159 ixgbe_free_all_rx_resources(adapter);
9a799d71 5160err_setup_tx:
a20a1199 5161 ixgbe_free_all_tx_resources(adapter);
9a799d71
AK		 5162 ixgbe_reset(adapter);
5163
5164 return err;
5165}
5166
5167/**
5168 * ixgbe_close - Disables a network interface
5169 * @netdev: network interface device structure
5170 *
5171 * Returns 0, this is not allowed to fail
5172 *
5173 * The close entry point is called when an interface is de-activated
5174 * by the OS. The hardware is still under the drivers control, but
5175 * needs to be disabled. A global MAC reset is issued to stop the
5176 * hardware, and all transmit and receive resources are freed.
5177 **/
5178static int ixgbe_close(struct net_device *netdev)
5179{
5180 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 5181
5182 ixgbe_down(adapter);
5183 ixgbe_free_irq(adapter);
5184
5185 ixgbe_free_all_tx_resources(adapter);
5186 ixgbe_free_all_rx_resources(adapter);
5187
5eba3699 5188 ixgbe_release_hw_control(adapter);
9a799d71
AK		 5189
5190 return 0;
5191}
5192
b3c8b4ba
AD		 5193#ifdef CONFIG_PM
5194static int ixgbe_resume(struct pci_dev *pdev)
5195{
5196 struct net_device *netdev = pci_get_drvdata(pdev);
5197 struct ixgbe_adapter *adapter = netdev_priv(netdev);
5198 u32 err;
5199
5200 pci_set_power_state(pdev, PCI_D0);
5201 pci_restore_state(pdev);
656ab817
DS		 5202 /*
5203 * pci_restore_state clears dev->state_saved so call
5204 * pci_save_state to restore it.
5205 */
5206 pci_save_state(pdev);
9ce77666 5207
5208 err = pci_enable_device_mem(pdev);
b3c8b4ba 5209 if (err) {
849c4542 5210 e_dev_err("Cannot enable PCI device from suspend\n");
b3c8b4ba
AD		 5211 return err;
5212 }
5213 pci_set_master(pdev);
5214
dd4d8ca6 5215 pci_wake_from_d3(pdev, false);
b3c8b4ba
AD		 5216
5217 err = ixgbe_init_interrupt_scheme(adapter);
5218 if (err) {
849c4542 5219 e_dev_err("Cannot initialize interrupts for device\n");
b3c8b4ba
AD		 5220 return err;
5221 }
5222
b3c8b4ba
AD		 5223 ixgbe_reset(adapter);
5224
495dce12
WJP		 5225 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
5226
b3c8b4ba
AD		 5227 if (netif_running(netdev)) {
5228 err = ixgbe_open(adapter->netdev);
5229 if (err)
5230 return err;
5231 }
5232
5233 netif_device_attach(netdev);
5234
5235 return 0;
5236}
b3c8b4ba 5237#endif /* CONFIG_PM */
9d8d05ae
RW		 5238
5239static int __ixgbe_shutdown(struct pci_dev *pdev, bool *enable_wake)
b3c8b4ba
AD		 5240{
5241 struct net_device *netdev = pci_get_drvdata(pdev);
5242 struct ixgbe_adapter *adapter = netdev_priv(netdev);
e8e26350
PW		 5243 struct ixgbe_hw *hw = &adapter->hw;
5244 u32 ctrl, fctrl;
5245 u32 wufc = adapter->wol;
b3c8b4ba
AD		 5246#ifdef CONFIG_PM
5247 int retval = 0;
5248#endif
5249
5250 netif_device_detach(netdev);
5251
5252 if (netif_running(netdev)) {
5253 ixgbe_down(adapter);
5254 ixgbe_free_irq(adapter);
5255 ixgbe_free_all_tx_resources(adapter);
5256 ixgbe_free_all_rx_resources(adapter);
5257 }
b3c8b4ba
AD		 5258
5259#ifdef CONFIG_PM
5260 retval = pci_save_state(pdev);
5261 if (retval)
5262 return retval;
4df10466 5263
b3c8b4ba 5264#endif
e8e26350
PW		 5265 if (wufc) {
5266 ixgbe_set_rx_mode(netdev);
b3c8b4ba 5267
e8e26350
PW		 5268 /* turn on all-multi mode if wake on multicast is enabled */
5269 if (wufc & IXGBE_WUFC_MC) {
5270 fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
5271 fctrl |= IXGBE_FCTRL_MPE;
5272 IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
5273 }
5274
5275 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
5276 ctrl |= IXGBE_CTRL_GIO_DIS;
5277 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl);
5278
5279 IXGBE_WRITE_REG(hw, IXGBE_WUFC, wufc);
5280 } else {
5281 IXGBE_WRITE_REG(hw, IXGBE_WUC, 0);
5282 IXGBE_WRITE_REG(hw, IXGBE_WUFC, 0);
5283 }
5284
dd4d8ca6
DS		 5285 if (wufc && hw->mac.type == ixgbe_mac_82599EB)
5286 pci_wake_from_d3(pdev, true);
5287 else
5288 pci_wake_from_d3(pdev, false);
b3c8b4ba 5289
9d8d05ae
RW		 5290 *enable_wake = !!wufc;
5291
fa378134
AG		 5292 ixgbe_clear_interrupt_scheme(adapter);
5293
b3c8b4ba
AD		 5294 ixgbe_release_hw_control(adapter);
5295
5296 pci_disable_device(pdev);
5297
9d8d05ae
RW		 5298 return 0;
5299}
5300
5301#ifdef CONFIG_PM
5302static int ixgbe_suspend(struct pci_dev *pdev, pm_message_t state)
5303{
5304 int retval;
5305 bool wake;
5306
5307 retval = __ixgbe_shutdown(pdev, &wake);
5308 if (retval)
5309 return retval;
5310
5311 if (wake) {
5312 pci_prepare_to_sleep(pdev);
5313 } else {
5314 pci_wake_from_d3(pdev, false);
5315 pci_set_power_state(pdev, PCI_D3hot);
5316 }
b3c8b4ba
AD		 5317
5318 return 0;
5319}
9d8d05ae 5320#endif /* CONFIG_PM */
b3c8b4ba
AD		 5321
5322static void ixgbe_shutdown(struct pci_dev *pdev)
5323{
9d8d05ae
RW		 5324 bool wake;
5325
5326 __ixgbe_shutdown(pdev, &wake);
5327
5328 if (system_state == SYSTEM_POWER_OFF) {
5329 pci_wake_from_d3(pdev, wake);
5330 pci_set_power_state(pdev, PCI_D3hot);
5331 }
b3c8b4ba
AD		 5332}
5333
9a799d71
AK		 5334/**
5335 * ixgbe_update_stats - Update the board statistics counters.
5336 * @adapter: board private structure
5337 **/
5338void ixgbe_update_stats(struct ixgbe_adapter *adapter)
5339{
2d86f139 5340 struct net_device *netdev = adapter->netdev;
9a799d71 5341 struct ixgbe_hw *hw = &adapter->hw;
6f11eef7
AV		 5342 u64 total_mpc = 0;
5343 u32 i, missed_rx = 0, mpc, bprc, lxon, lxoff, xon_off_tot;
eb985f09 5344 u64 non_eop_descs = 0, restart_queue = 0;
9a799d71 5345
d08935c2
DS		 5346 if (test_bit(__IXGBE_DOWN, &adapter->state) ||
5347 test_bit(__IXGBE_RESETTING, &adapter->state))
5348 return;
5349
94b982b2 5350 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED) {
f8212f97 5351 u64 rsc_count = 0;
94b982b2 5352 u64 rsc_flush = 0;
d51019a4
PW		 5353 for (i = 0; i < 16; i++)
5354 adapter->hw_rx_no_dma_resources +=
5355 IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
94b982b2 5356 for (i = 0; i < adapter->num_rx_queues; i++) {
4a0b9ca0
PW		 5357 rsc_count += adapter->rx_ring[i]->rsc_count;
5358 rsc_flush += adapter->rx_ring[i]->rsc_flush;
94b982b2
MC		 5359 }
5360 adapter->rsc_total_count = rsc_count;
5361 adapter->rsc_total_flush = rsc_flush;
d51019a4
PW		 5362 }
5363
7ca3bc58
JB		 5364 /* gather some stats to the adapter struct that are per queue */
5365 for (i = 0; i < adapter->num_tx_queues; i++)
4a0b9ca0 5366 restart_queue += adapter->tx_ring[i]->restart_queue;
eb985f09 5367 adapter->restart_queue = restart_queue;
7ca3bc58
JB		 5368
5369 for (i = 0; i < adapter->num_rx_queues; i++)
4a0b9ca0 5370 non_eop_descs += adapter->rx_ring[i]->non_eop_descs;
eb985f09 5371 adapter->non_eop_descs = non_eop_descs;
7ca3bc58 5372
9a799d71 5373 adapter->stats.crcerrs += IXGBE_READ_REG(hw, IXGBE_CRCERRS);
6f11eef7
AV		 5374 for (i = 0; i < 8; i++) {
5375 /* for packet buffers not used, the register should read 0 */
5376 mpc = IXGBE_READ_REG(hw, IXGBE_MPC(i));
5377 missed_rx += mpc;
5378 adapter->stats.mpc[i] += mpc;
5379 total_mpc += adapter->stats.mpc[i];
e8e26350
PW		 5380 if (hw->mac.type == ixgbe_mac_82598EB)
5381 adapter->stats.rnbc[i] += IXGBE_READ_REG(hw, IXGBE_RNBC(i));
2f90b865
AD		 5382 adapter->stats.qptc[i] += IXGBE_READ_REG(hw, IXGBE_QPTC(i));
5383 adapter->stats.qbtc[i] += IXGBE_READ_REG(hw, IXGBE_QBTC(i));
5384 adapter->stats.qprc[i] += IXGBE_READ_REG(hw, IXGBE_QPRC(i));
5385 adapter->stats.qbrc[i] += IXGBE_READ_REG(hw, IXGBE_QBRC(i));
e8e26350
PW		 5386 if (hw->mac.type == ixgbe_mac_82599EB) {
5387 adapter->stats.pxonrxc[i] += IXGBE_READ_REG(hw,
5388 IXGBE_PXONRXCNT(i));
5389 adapter->stats.pxoffrxc[i] += IXGBE_READ_REG(hw,
5390 IXGBE_PXOFFRXCNT(i));
5391 adapter->stats.qprdc[i] += IXGBE_READ_REG(hw, IXGBE_QPRDC(i));
e8e26350
PW		 5392 } else {
5393 adapter->stats.pxonrxc[i] += IXGBE_READ_REG(hw,
5394 IXGBE_PXONRXC(i));
5395 adapter->stats.pxoffrxc[i] += IXGBE_READ_REG(hw,
5396 IXGBE_PXOFFRXC(i));
5397 }
2f90b865
AD		 5398 adapter->stats.pxontxc[i] += IXGBE_READ_REG(hw,
5399 IXGBE_PXONTXC(i));
2f90b865 5400 adapter->stats.pxofftxc[i] += IXGBE_READ_REG(hw,
e8e26350 5401 IXGBE_PXOFFTXC(i));
6f11eef7
AV		 5402 }
5403 adapter->stats.gprc += IXGBE_READ_REG(hw, IXGBE_GPRC);
5404 /* work around hardware counting issue */
5405 adapter->stats.gprc -= missed_rx;
5406
5407 /* 82598 hardware only has a 32 bit counter in the high register */
e8e26350 5408 if (hw->mac.type == ixgbe_mac_82599EB) {
aad71918 5409 u64 tmp;
e8e26350 5410 adapter->stats.gorc += IXGBE_READ_REG(hw, IXGBE_GORCL);
aad71918
BG		 5411 tmp = IXGBE_READ_REG(hw, IXGBE_GORCH) & 0xF; /* 4 high bits of GORC */
5412 adapter->stats.gorc += (tmp << 32);
e8e26350 5413 adapter->stats.gotc += IXGBE_READ_REG(hw, IXGBE_GOTCL);
aad71918
BG		 5414 tmp = IXGBE_READ_REG(hw, IXGBE_GOTCH) & 0xF; /* 4 high bits of GOTC */
5415 adapter->stats.gotc += (tmp << 32);
e8e26350
PW		 5416 adapter->stats.tor += IXGBE_READ_REG(hw, IXGBE_TORL);
5417 IXGBE_READ_REG(hw, IXGBE_TORH); /* to clear */
5418 adapter->stats.lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXCNT);
5419 adapter->stats.lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXCNT);
c4cf55e5
PWJ		 5420 adapter->stats.fdirmatch += IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
5421 adapter->stats.fdirmiss += IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
6d45522c
YZ		 5422#ifdef IXGBE_FCOE
5423 adapter->stats.fccrc += IXGBE_READ_REG(hw, IXGBE_FCCRC);
5424 adapter->stats.fcoerpdc += IXGBE_READ_REG(hw, IXGBE_FCOERPDC);
5425 adapter->stats.fcoeprc += IXGBE_READ_REG(hw, IXGBE_FCOEPRC);
5426 adapter->stats.fcoeptc += IXGBE_READ_REG(hw, IXGBE_FCOEPTC);
5427 adapter->stats.fcoedwrc += IXGBE_READ_REG(hw, IXGBE_FCOEDWRC);
5428 adapter->stats.fcoedwtc += IXGBE_READ_REG(hw, IXGBE_FCOEDWTC);
5429#endif /* IXGBE_FCOE */
e8e26350
PW		 5430 } else {
5431 adapter->stats.lxonrxc += IXGBE_READ_REG(hw, IXGBE_LXONRXC);
5432 adapter->stats.lxoffrxc += IXGBE_READ_REG(hw, IXGBE_LXOFFRXC);
5433 adapter->stats.gorc += IXGBE_READ_REG(hw, IXGBE_GORCH);
5434 adapter->stats.gotc += IXGBE_READ_REG(hw, IXGBE_GOTCH);
5435 adapter->stats.tor += IXGBE_READ_REG(hw, IXGBE_TORH);
5436 }
9a799d71
AK		 5437 bprc = IXGBE_READ_REG(hw, IXGBE_BPRC);
5438 adapter->stats.bprc += bprc;
5439 adapter->stats.mprc += IXGBE_READ_REG(hw, IXGBE_MPRC);
e8e26350
PW		 5440 if (hw->mac.type == ixgbe_mac_82598EB)
5441 adapter->stats.mprc -= bprc;
9a799d71
AK		 5442 adapter->stats.roc += IXGBE_READ_REG(hw, IXGBE_ROC);
5443 adapter->stats.prc64 += IXGBE_READ_REG(hw, IXGBE_PRC64);
5444 adapter->stats.prc127 += IXGBE_READ_REG(hw, IXGBE_PRC127);
5445 adapter->stats.prc255 += IXGBE_READ_REG(hw, IXGBE_PRC255);
5446 adapter->stats.prc511 += IXGBE_READ_REG(hw, IXGBE_PRC511);
5447 adapter->stats.prc1023 += IXGBE_READ_REG(hw, IXGBE_PRC1023);
5448 adapter->stats.prc1522 += IXGBE_READ_REG(hw, IXGBE_PRC1522);
9a799d71 5449 adapter->stats.rlec += IXGBE_READ_REG(hw, IXGBE_RLEC);
6f11eef7
AV		 5450 lxon = IXGBE_READ_REG(hw, IXGBE_LXONTXC);
5451 adapter->stats.lxontxc += lxon;
5452 lxoff = IXGBE_READ_REG(hw, IXGBE_LXOFFTXC);
5453 adapter->stats.lxofftxc += lxoff;
9a799d71
AK		 5454 adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
5455 adapter->stats.gptc += IXGBE_READ_REG(hw, IXGBE_GPTC);
6f11eef7
AV		 5456 adapter->stats.mptc += IXGBE_READ_REG(hw, IXGBE_MPTC);
5457 /*
5458 * 82598 errata - tx of flow control packets is included in tx counters
5459 */
5460 xon_off_tot = lxon + lxoff;
5461 adapter->stats.gptc -= xon_off_tot;
5462 adapter->stats.mptc -= xon_off_tot;
5463 adapter->stats.gotc -= (xon_off_tot * (ETH_ZLEN + ETH_FCS_LEN));
9a799d71
AK		 5464 adapter->stats.ruc += IXGBE_READ_REG(hw, IXGBE_RUC);
5465 adapter->stats.rfc += IXGBE_READ_REG(hw, IXGBE_RFC);
5466 adapter->stats.rjc += IXGBE_READ_REG(hw, IXGBE_RJC);
9a799d71
AK		 5467 adapter->stats.tpr += IXGBE_READ_REG(hw, IXGBE_TPR);
5468 adapter->stats.ptc64 += IXGBE_READ_REG(hw, IXGBE_PTC64);
6f11eef7 5469 adapter->stats.ptc64 -= xon_off_tot;
9a799d71
AK		 5470 adapter->stats.ptc127 += IXGBE_READ_REG(hw, IXGBE_PTC127);
5471 adapter->stats.ptc255 += IXGBE_READ_REG(hw, IXGBE_PTC255);
5472 adapter->stats.ptc511 += IXGBE_READ_REG(hw, IXGBE_PTC511);
5473 adapter->stats.ptc1023 += IXGBE_READ_REG(hw, IXGBE_PTC1023);
5474 adapter->stats.ptc1522 += IXGBE_READ_REG(hw, IXGBE_PTC1522);
9a799d71
AK		 5475 adapter->stats.bptc += IXGBE_READ_REG(hw, IXGBE_BPTC);
5476
5477 /* Fill out the OS statistics structure */
2d86f139 5478 netdev->stats.multicast = adapter->stats.mprc;
9a799d71
AK		 5479
5480 /* Rx Errors */
2d86f139 5481 netdev->stats.rx_errors = adapter->stats.crcerrs +
b4617240 5482 adapter->stats.rlec;
2d86f139
AK		 5483 netdev->stats.rx_dropped = 0;
5484 netdev->stats.rx_length_errors = adapter->stats.rlec;
5485 netdev->stats.rx_crc_errors = adapter->stats.crcerrs;
5486 netdev->stats.rx_missed_errors = total_mpc;
9a799d71
AK		 5487}
5488
5489/**
5490 * ixgbe_watchdog - Timer Call-back
5491 * @data: pointer to adapter cast into an unsigned long
5492 **/
5493static void ixgbe_watchdog(unsigned long data)
5494{
5495 struct ixgbe_adapter *adapter = (struct ixgbe_adapter *)data;
cf8280ee 5496 struct ixgbe_hw *hw = &adapter->hw;
fe49f04a
AD		 5497 u64 eics = 0;
5498 int i;
cf8280ee 5499
fe49f04a
AD		 5500 /*
5501 * Do the watchdog outside of interrupt context due to the lovely
5502 * delays that some of the newer hardware requires
5503 */
22d5a71b 5504
fe49f04a
AD		 5505 if (test_bit(__IXGBE_DOWN, &adapter->state))
5506 goto watchdog_short_circuit;
22d5a71b 5507
fe49f04a
AD		 5508 if (!(adapter->flags & IXGBE_FLAG_MSIX_ENABLED)) {
5509 /*
5510 * for legacy and MSI interrupts don't set any bits
5511 * that are enabled for EIAM, because this operation
5512 * would set *both* EIMS and EICS for any bit in EIAM
5513 */
5514 IXGBE_WRITE_REG(hw, IXGBE_EICS,
5515 (IXGBE_EICS_TCP_TIMER | IXGBE_EICS_OTHER));
5516 goto watchdog_reschedule;
5517 }
5518
5519 /* get one bit for every active tx/rx interrupt vector */
5520 for (i = 0; i < adapter->num_msix_vectors - NON_Q_VECTORS; i++) {
5521 struct ixgbe_q_vector *qv = adapter->q_vector[i];
5522 if (qv->rxr_count || qv->txr_count)
5523 eics |= ((u64)1 << i);
cf8280ee 5524 }
9a799d71 5525
fe49f04a
AD		 5526 /* Cause software interrupt to ensure rx rings are cleaned */
5527 ixgbe_irq_rearm_queues(adapter, eics);
5528
5529watchdog_reschedule:
5530 /* Reset the timer */
5531 mod_timer(&adapter->watchdog_timer, round_jiffies(jiffies + 2 * HZ));
5532
5533watchdog_short_circuit:
cf8280ee
JB		 5534 schedule_work(&adapter->watchdog_task);
5535}
5536
e8e26350
PW		 5537/**
5538 * ixgbe_multispeed_fiber_task - worker thread to configure multispeed fiber
5539 * @work: pointer to work_struct containing our data
5540 **/
5541static void ixgbe_multispeed_fiber_task(struct work_struct *work)
5542{
5543 struct ixgbe_adapter *adapter = container_of(work,
5544 struct ixgbe_adapter,
5545 multispeed_fiber_task);
5546 struct ixgbe_hw *hw = &adapter->hw;
5547 u32 autoneg;
8620a103 5548 bool negotiation;
e8e26350
PW		 5549
5550 adapter->flags |= IXGBE_FLAG_IN_SFP_LINK_TASK;
a1f25324
MC		 5551 autoneg = hw->phy.autoneg_advertised;
5552 if ((!autoneg) && (hw->mac.ops.get_link_capabilities))
8620a103 5553 hw->mac.ops.get_link_capabilities(hw, &autoneg, &negotiation);
1097cd17 5554 hw->mac.autotry_restart = false;
8620a103
MC		 5555 if (hw->mac.ops.setup_link)
5556 hw->mac.ops.setup_link(hw, autoneg, negotiation, true);
e8e26350
PW		 5557 adapter->flags |= IXGBE_FLAG_NEED_LINK_UPDATE;
5558 adapter->flags &= ~IXGBE_FLAG_IN_SFP_LINK_TASK;
5559}
5560
5561/**
5562 * ixgbe_sfp_config_module_task - worker thread to configure a new SFP+ module
5563 * @work: pointer to work_struct containing our data
5564 **/
5565static void ixgbe_sfp_config_module_task(struct work_struct *work)
5566{
5567 struct ixgbe_adapter *adapter = container_of(work,
5568 struct ixgbe_adapter,
5569 sfp_config_module_task);
5570 struct ixgbe_hw *hw = &adapter->hw;
5571 u32 err;
5572
5573 adapter->flags |= IXGBE_FLAG_IN_SFP_MOD_TASK;
63d6e1d8
DS		 5574
5575 /* Time for electrical oscillations to settle down */
5576 msleep(100);
e8e26350 5577 err = hw->phy.ops.identify_sfp(hw);
63d6e1d8 5578
e8e26350 5579 if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
849c4542
ET		 5580 e_dev_err("failed to initialize because an unsupported SFP+ "
5581 "module type was detected.\n");
5582 e_dev_err("Reload the driver after installing a supported "
5583 "module.\n");
63d6e1d8 5584 unregister_netdev(adapter->netdev);
e8e26350
PW		 5585 return;
5586 }
5587 hw->mac.ops.setup_sfp(hw);
5588
8d1c3c07 5589 if (!(adapter->flags & IXGBE_FLAG_IN_SFP_LINK_TASK))
e8e26350
PW		 5590 /* This will also work for DA Twinax connections */
5591 schedule_work(&adapter->multispeed_fiber_task);
5592 adapter->flags &= ~IXGBE_FLAG_IN_SFP_MOD_TASK;
5593}
5594
c4cf55e5
PWJ		 5595/**
5596 * ixgbe_fdir_reinit_task - worker thread to reinit FDIR filter table
5597 * @work: pointer to work_struct containing our data
5598 **/
5599static void ixgbe_fdir_reinit_task(struct work_struct *work)
5600{
5601 struct ixgbe_adapter *adapter = container_of(work,
5602 struct ixgbe_adapter,
5603 fdir_reinit_task);
5604 struct ixgbe_hw *hw = &adapter->hw;
5605 int i;
5606
5607 if (ixgbe_reinit_fdir_tables_82599(hw) == 0) {
5608 for (i = 0; i < adapter->num_tx_queues; i++)
5609 set_bit(__IXGBE_FDIR_INIT_DONE,
4a0b9ca0 5610 &(adapter->tx_ring[i]->reinit_state));
c4cf55e5 5611 } else {
396e799c 5612 e_err(probe, "failed to finish FDIR re-initialization, "
849c4542 5613 "ignored adding FDIR ATR filters\n");
c4cf55e5
PWJ		 5614 }
5615 /* Done FDIR Re-initialization, enable transmits */
5616 netif_tx_start_all_queues(adapter->netdev);
5617}
5618
10eec955
JF		 5619static DEFINE_MUTEX(ixgbe_watchdog_lock);
5620
cf8280ee 5621/**
69888674
AD		 5622 * ixgbe_watchdog_task - worker thread to bring link up
5623 * @work: pointer to work_struct containing our data
cf8280ee
JB		 5624 **/
5625static void ixgbe_watchdog_task(struct work_struct *work)
5626{
5627 struct ixgbe_adapter *adapter = container_of(work,
5628 struct ixgbe_adapter,
5629 watchdog_task);
5630 struct net_device *netdev = adapter->netdev;
5631 struct ixgbe_hw *hw = &adapter->hw;
10eec955
JF		 5632 u32 link_speed;
5633 bool link_up;
bc59fcda
NS		 5634 int i;
5635 struct ixgbe_ring *tx_ring;
5636 int some_tx_pending = 0;
cf8280ee 5637
10eec955
JF		 5638 mutex_lock(&ixgbe_watchdog_lock);
5639
5640 link_up = adapter->link_up;
5641 link_speed = adapter->link_speed;
cf8280ee
JB		 5642
5643 if (adapter->flags & IXGBE_FLAG_NEED_LINK_UPDATE) {
5644 hw->mac.ops.check_link(hw, &link_speed, &link_up, false);
264857b8
PWJ		 5645 if (link_up) {
5646#ifdef CONFIG_DCB
5647 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
5648 for (i = 0; i < MAX_TRAFFIC_CLASS; i++)
620fa036 5649 hw->mac.ops.fc_enable(hw, i);
264857b8 5650 } else {
620fa036 5651 hw->mac.ops.fc_enable(hw, 0);
264857b8
PWJ		 5652 }
5653#else
620fa036 5654 hw->mac.ops.fc_enable(hw, 0);
264857b8
PWJ		 5655#endif
5656 }
5657
cf8280ee
JB		 5658 if (link_up ||
5659 time_after(jiffies, (adapter->link_check_timeout +
5660 IXGBE_TRY_LINK_TIMEOUT))) {
cf8280ee 5661 adapter->flags &= ~IXGBE_FLAG_NEED_LINK_UPDATE;
264857b8 5662 IXGBE_WRITE_REG(hw, IXGBE_EIMS, IXGBE_EIMC_LSC);
cf8280ee
JB		 5663 }
5664 adapter->link_up = link_up;
5665 adapter->link_speed = link_speed;
5666 }
9a799d71
AK		 5667
5668 if (link_up) {
5669 if (!netif_carrier_ok(netdev)) {
e8e26350
PW		 5670 bool flow_rx, flow_tx;
5671
5672 if (hw->mac.type == ixgbe_mac_82599EB) {
5673 u32 mflcn = IXGBE_READ_REG(hw, IXGBE_MFLCN);
5674 u32 fccfg = IXGBE_READ_REG(hw, IXGBE_FCCFG);
078788b6
PWJ		 5675 flow_rx = !!(mflcn & IXGBE_MFLCN_RFCE);
5676 flow_tx = !!(fccfg & IXGBE_FCCFG_TFCE_802_3X);
e8e26350
PW		 5677 } else {
5678 u32 frctl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
5679 u32 rmcs = IXGBE_READ_REG(hw, IXGBE_RMCS);
078788b6
PWJ		 5680 flow_rx = !!(frctl & IXGBE_FCTRL_RFCE);
5681 flow_tx = !!(rmcs & IXGBE_RMCS_TFCE_802_3X);
e8e26350
PW		 5682 }
5683
396e799c 5684 e_info(drv, "NIC Link is Up %s, Flow Control: %s\n",
a46e534b 5685 (link_speed == IXGBE_LINK_SPEED_10GB_FULL ?
849c4542
ET		 5686 "10 Gbps" :
5687 (link_speed == IXGBE_LINK_SPEED_1GB_FULL ?
5688 "1 Gbps" : "unknown speed")),
e8e26350 5689 ((flow_rx && flow_tx) ? "RX/TX" :
849c4542
ET		 5690 (flow_rx ? "RX" :
5691 (flow_tx ? "TX" : "None"))));
9a799d71
AK		 5692
5693 netif_carrier_on(netdev);
9a799d71
AK		 5694 } else {
5695 /* Force detection of hung controller */
5696 adapter->detect_tx_hung = true;
5697 }
5698 } else {
cf8280ee
JB		 5699 adapter->link_up = false;
5700 adapter->link_speed = 0;
9a799d71 5701 if (netif_carrier_ok(netdev)) {
396e799c 5702 e_info(drv, "NIC Link is Down\n");
9a799d71 5703 netif_carrier_off(netdev);
9a799d71
AK		 5704 }
5705 }
5706
bc59fcda
NS		 5707 if (!netif_carrier_ok(netdev)) {
5708 for (i = 0; i < adapter->num_tx_queues; i++) {
4a0b9ca0 5709 tx_ring = adapter->tx_ring[i];
bc59fcda
NS		 5710 if (tx_ring->next_to_use != tx_ring->next_to_clean) {
5711 some_tx_pending = 1;
5712 break;
5713 }
5714 }
5715
5716 if (some_tx_pending) {
5717 /* We've lost link, so the controller stops DMA,
5718 * but we've got queued Tx work that's never going
5719 * to get done, so reset controller to flush Tx.
5720 * (Do the reset outside of interrupt context).
5721 */
5722 schedule_work(&adapter->reset_task);
5723 }
5724 }
5725
9a799d71 5726 ixgbe_update_stats(adapter);
10eec955 5727 mutex_unlock(&ixgbe_watchdog_lock);
9a799d71
AK		 5728}
5729
9a799d71 5730static int ixgbe_tso(struct ixgbe_adapter *adapter,
b4617240
PW		 5731 struct ixgbe_ring *tx_ring, struct sk_buff *skb,
5732 u32 tx_flags, u8 *hdr_len)
9a799d71
AK		 5733{
5734 struct ixgbe_adv_tx_context_desc *context_desc;
5735 unsigned int i;
5736 int err;
5737 struct ixgbe_tx_buffer *tx_buffer_info;
9f8cdf4f
JB		 5738 u32 vlan_macip_lens = 0, type_tucmd_mlhl;
5739 u32 mss_l4len_idx, l4len;
9a799d71
AK		 5740
5741 if (skb_is_gso(skb)) {
5742 if (skb_header_cloned(skb)) {
5743 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
5744 if (err)
5745 return err;
5746 }
5747 l4len = tcp_hdrlen(skb);
5748 *hdr_len += l4len;
5749
8327d000 5750 if (skb->protocol == htons(ETH_P_IP)) {
9a799d71
AK		 5751 struct iphdr *iph = ip_hdr(skb);
5752 iph->tot_len = 0;
5753 iph->check = 0;
5754 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr,
b4617240
PW		 5755 iph->daddr, 0,
5756 IPPROTO_TCP,
5757 0);
8e1e8a47 5758 } else if (skb_is_gso_v6(skb)) {
9a799d71
AK		 5759 ipv6_hdr(skb)->payload_len = 0;
5760 tcp_hdr(skb)->check =
5761 ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
b4617240
PW		 5762 &ipv6_hdr(skb)->daddr,
5763 0, IPPROTO_TCP, 0);
9a799d71
AK		 5764 }
5765
5766 i = tx_ring->next_to_use;
5767
5768 tx_buffer_info = &tx_ring->tx_buffer_info[i];
5769 context_desc = IXGBE_TX_CTXTDESC_ADV(*tx_ring, i);
5770
5771 /* VLAN MACLEN IPLEN */
5772 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
5773 vlan_macip_lens |=
5774 (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK);
5775 vlan_macip_lens |= ((skb_network_offset(skb)) <<
b4617240 5776 IXGBE_ADVTXD_MACLEN_SHIFT);
9a799d71
AK		 5777 *hdr_len += skb_network_offset(skb);
5778 vlan_macip_lens |=
5779 (skb_transport_header(skb) - skb_network_header(skb));
5780 *hdr_len +=
5781 (skb_transport_header(skb) - skb_network_header(skb));
5782 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
5783 context_desc->seqnum_seed = 0;
5784
5785 /* ADV DTYP TUCMD MKRLOC/ISCSIHEDLEN */
9f8cdf4f 5786 type_tucmd_mlhl = (IXGBE_TXD_CMD_DEXT |
b4617240 5787 IXGBE_ADVTXD_DTYP_CTXT);
9a799d71 5788
8327d000 5789 if (skb->protocol == htons(ETH_P_IP))
9a799d71
AK		 5790 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4;
5791 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_L4T_TCP;
5792 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl);
5793
5794 /* MSS L4LEN IDX */
9f8cdf4f 5795 mss_l4len_idx =
9a799d71
AK		 5796 (skb_shinfo(skb)->gso_size << IXGBE_ADVTXD_MSS_SHIFT);
5797 mss_l4len_idx |= (l4len << IXGBE_ADVTXD_L4LEN_SHIFT);
4eeae6fd
PW		 5798 /* use index 1 for TSO */
5799 mss_l4len_idx |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
9a799d71
AK		 5800 context_desc->mss_l4len_idx = cpu_to_le32(mss_l4len_idx);
5801
5802 tx_buffer_info->time_stamp = jiffies;
5803 tx_buffer_info->next_to_watch = i;
5804
5805 i++;
5806 if (i == tx_ring->count)
5807 i = 0;
5808 tx_ring->next_to_use = i;
5809
5810 return true;
5811 }
5812 return false;
5813}
5814
5815static bool ixgbe_tx_csum(struct ixgbe_adapter *adapter,
b4617240
PW		 5816 struct ixgbe_ring *tx_ring,
5817 struct sk_buff *skb, u32 tx_flags)
9a799d71
AK		 5818{
5819 struct ixgbe_adv_tx_context_desc *context_desc;
5820 unsigned int i;
5821 struct ixgbe_tx_buffer *tx_buffer_info;
5822 u32 vlan_macip_lens = 0, type_tucmd_mlhl = 0;
5823
5824 if (skb->ip_summed == CHECKSUM_PARTIAL ||
5825 (tx_flags & IXGBE_TX_FLAGS_VLAN)) {
5826 i = tx_ring->next_to_use;
5827 tx_buffer_info = &tx_ring->tx_buffer_info[i];
5828 context_desc = IXGBE_TX_CTXTDESC_ADV(*tx_ring, i);
5829
5830 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
5831 vlan_macip_lens |=
5832 (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK);
5833 vlan_macip_lens |= (skb_network_offset(skb) <<
b4617240 5834 IXGBE_ADVTXD_MACLEN_SHIFT);
9a799d71
AK		 5835 if (skb->ip_summed == CHECKSUM_PARTIAL)
5836 vlan_macip_lens |= (skb_transport_header(skb) -
b4617240 5837 skb_network_header(skb));
9a799d71
AK		 5838
5839 context_desc->vlan_macip_lens = cpu_to_le32(vlan_macip_lens);
5840 context_desc->seqnum_seed = 0;
5841
5842 type_tucmd_mlhl |= (IXGBE_TXD_CMD_DEXT |
b4617240 5843 IXGBE_ADVTXD_DTYP_CTXT);
9a799d71
AK		 5844
5845 if (skb->ip_summed == CHECKSUM_PARTIAL) {
ca553980
GS		 5846 __be16 protocol;
5847
5848 if (skb->protocol == cpu_to_be16(ETH_P_8021Q)) {
5849 const struct vlan_ethhdr *vhdr =
5850 (const struct vlan_ethhdr *)skb->data;
5851
5852 protocol = vhdr->h_vlan_encapsulated_proto;
5853 } else {
5854 protocol = skb->protocol;
5855 }
5856
5857 switch (protocol) {
09640e63 5858 case cpu_to_be16(ETH_P_IP):
9a799d71 5859 type_tucmd_mlhl |= IXGBE_ADVTXD_TUCMD_IPV4;
41825d71
AK		 5860 if (ip_hdr(skb)->protocol == IPPROTO_TCP)
5861 type_tucmd_mlhl |=
b4617240 5862 IXGBE_ADVTXD_TUCMD_L4T_TCP;
45a5ead0
JB		 5863 else if (ip_hdr(skb)->protocol == IPPROTO_SCTP)
5864 type_tucmd_mlhl |=
5865 IXGBE_ADVTXD_TUCMD_L4T_SCTP;
41825d71 5866 break;
09640e63 5867 case cpu_to_be16(ETH_P_IPV6):
41825d71
AK		 5868 /* XXX what about other V6 headers?? */
5869 if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP)
5870 type_tucmd_mlhl |=
b4617240 5871 IXGBE_ADVTXD_TUCMD_L4T_TCP;
45a5ead0
JB		 5872 else if (ipv6_hdr(skb)->nexthdr == IPPROTO_SCTP)
5873 type_tucmd_mlhl |=
5874 IXGBE_ADVTXD_TUCMD_L4T_SCTP;
41825d71 5875 break;
41825d71
AK		 5876 default:
5877 if (unlikely(net_ratelimit())) {
396e799c
ET		 5878 e_warn(probe, "partial checksum "
5879 "but proto=%x!\n",
5880 skb->protocol);
41825d71
AK		 5881 }
5882 break;
5883 }
9a799d71
AK		 5884 }
5885
5886 context_desc->type_tucmd_mlhl = cpu_to_le32(type_tucmd_mlhl);
4eeae6fd 5887 /* use index zero for tx checksum offload */
9a799d71
AK		 5888 context_desc->mss_l4len_idx = 0;
5889
5890 tx_buffer_info->time_stamp = jiffies;
5891 tx_buffer_info->next_to_watch = i;
9f8cdf4f 5892
9a799d71
AK		 5893 i++;
5894 if (i == tx_ring->count)
5895 i = 0;
5896 tx_ring->next_to_use = i;
5897
5898 return true;
5899 }
9f8cdf4f 5900
9a799d71
AK		 5901 return false;
5902}
5903
5904static int ixgbe_tx_map(struct ixgbe_adapter *adapter,
b4617240 5905 struct ixgbe_ring *tx_ring,
eacd73f7
YZ		 5906 struct sk_buff *skb, u32 tx_flags,
5907 unsigned int first)
9a799d71 5908{
e5a43549 5909 struct pci_dev *pdev = adapter->pdev;
9a799d71 5910 struct ixgbe_tx_buffer *tx_buffer_info;
eacd73f7
YZ		 5911 unsigned int len;
5912 unsigned int total = skb->len;
9a799d71
AK		 5913 unsigned int offset = 0, size, count = 0, i;
5914 unsigned int nr_frags = skb_shinfo(skb)->nr_frags;
5915 unsigned int f;
9a799d71
AK		 5916
5917 i = tx_ring->next_to_use;
5918
eacd73f7
YZ		 5919 if (tx_flags & IXGBE_TX_FLAGS_FCOE)
5920 /* excluding fcoe_crc_eof for FCoE */
5921 total -= sizeof(struct fcoe_crc_eof);
5922
5923 len = min(skb_headlen(skb), total);
9a799d71
AK		 5924 while (len) {
5925 tx_buffer_info = &tx_ring->tx_buffer_info[i];
5926 size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD);
5927
5928 tx_buffer_info->length = size;
e5a43549 5929 tx_buffer_info->mapped_as_page = false;
1b507730 5930 tx_buffer_info->dma = dma_map_single(&pdev->dev,
e5a43549 5931 skb->data + offset,
1b507730
NN		 5932 size, DMA_TO_DEVICE);
5933 if (dma_mapping_error(&pdev->dev, tx_buffer_info->dma))
e5a43549 5934 goto dma_error;
9a799d71
AK		 5935 tx_buffer_info->time_stamp = jiffies;
5936 tx_buffer_info->next_to_watch = i;
5937
5938 len -= size;
eacd73f7 5939 total -= size;
9a799d71
AK		 5940 offset += size;
5941 count++;
44df32c5
AD		 5942
5943 if (len) {
5944 i++;
5945 if (i == tx_ring->count)
5946 i = 0;
5947 }
9a799d71
AK		 5948 }
5949
5950 for (f = 0; f < nr_frags; f++) {
5951 struct skb_frag_struct *frag;
5952
5953 frag = &skb_shinfo(skb)->frags[f];
eacd73f7 5954 len = min((unsigned int)frag->size, total);
e5a43549 5955 offset = frag->page_offset;
9a799d71
AK		 5956
5957 while (len) {
44df32c5
AD		 5958 i++;
5959 if (i == tx_ring->count)
5960 i = 0;
5961
9a799d71
AK		 5962 tx_buffer_info = &tx_ring->tx_buffer_info[i];
5963 size = min(len, (uint)IXGBE_MAX_DATA_PER_TXD);
5964
5965 tx_buffer_info->length = size;
1b507730 5966 tx_buffer_info->dma = dma_map_page(&adapter->pdev->dev,
e5a43549
AD		 5967 frag->page,
5968 offset, size,
1b507730 5969 DMA_TO_DEVICE);
e5a43549 5970 tx_buffer_info->mapped_as_page = true;
1b507730 5971 if (dma_mapping_error(&pdev->dev, tx_buffer_info->dma))
e5a43549 5972 goto dma_error;
9a799d71
AK		 5973 tx_buffer_info->time_stamp = jiffies;
5974 tx_buffer_info->next_to_watch = i;
5975
5976 len -= size;
eacd73f7 5977 total -= size;
9a799d71
AK		 5978 offset += size;
5979 count++;
9a799d71 5980 }
eacd73f7
YZ		 5981 if (total == 0)
5982 break;
9a799d71 5983 }
44df32c5 5984
9a799d71
AK		 5985 tx_ring->tx_buffer_info[i].skb = skb;
5986 tx_ring->tx_buffer_info[first].next_to_watch = i;
5987
e5a43549
AD		 5988 return count;
5989
5990dma_error:
849c4542 5991 e_dev_err("TX DMA map failed\n");
e5a43549
AD		 5992
5993 /* clear timestamp and dma mappings for failed tx_buffer_info map */
5994 tx_buffer_info->dma = 0;
5995 tx_buffer_info->time_stamp = 0;
5996 tx_buffer_info->next_to_watch = 0;
c1fa347f
RK		 5997 if (count)
5998 count--;
e5a43549
AD		 5999
6000 /* clear timestamp and dma mappings for remaining portion of packet */
c1fa347f
RK		 6001 while (count--) {
6002 if (i==0)
e5a43549 6003 i += tx_ring->count;
c1fa347f 6004 i--;
e5a43549
AD		 6005 tx_buffer_info = &tx_ring->tx_buffer_info[i];
6006 ixgbe_unmap_and_free_tx_resource(adapter, tx_buffer_info);
6007 }
6008
e44d38e1 6009 return 0;
9a799d71
AK		 6010}
6011
6012static void ixgbe_tx_queue(struct ixgbe_adapter *adapter,
b4617240
PW		 6013 struct ixgbe_ring *tx_ring,
6014 int tx_flags, int count, u32 paylen, u8 hdr_len)
9a799d71
AK		 6015{
6016 union ixgbe_adv_tx_desc *tx_desc = NULL;
6017 struct ixgbe_tx_buffer *tx_buffer_info;
6018 u32 olinfo_status = 0, cmd_type_len = 0;
6019 unsigned int i;
6020 u32 txd_cmd = IXGBE_TXD_CMD_EOP | IXGBE_TXD_CMD_RS | IXGBE_TXD_CMD_IFCS;
6021
6022 cmd_type_len |= IXGBE_ADVTXD_DTYP_DATA;
6023
6024 cmd_type_len |= IXGBE_ADVTXD_DCMD_IFCS | IXGBE_ADVTXD_DCMD_DEXT;
6025
6026 if (tx_flags & IXGBE_TX_FLAGS_VLAN)
6027 cmd_type_len |= IXGBE_ADVTXD_DCMD_VLE;
6028
6029 if (tx_flags & IXGBE_TX_FLAGS_TSO) {
6030 cmd_type_len |= IXGBE_ADVTXD_DCMD_TSE;
6031
6032 olinfo_status |= IXGBE_TXD_POPTS_TXSM <<
b4617240 6033 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71 6034
4eeae6fd
PW		 6035 /* use index 1 context for tso */
6036 olinfo_status |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
9a799d71
AK		 6037 if (tx_flags & IXGBE_TX_FLAGS_IPV4)
6038 olinfo_status |= IXGBE_TXD_POPTS_IXSM <<
b4617240 6039 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71
AK		 6040
6041 } else if (tx_flags & IXGBE_TX_FLAGS_CSUM)
6042 olinfo_status |= IXGBE_TXD_POPTS_TXSM <<
b4617240 6043 IXGBE_ADVTXD_POPTS_SHIFT;
9a799d71 6044
eacd73f7
YZ		 6045 if (tx_flags & IXGBE_TX_FLAGS_FCOE) {
6046 olinfo_status |= IXGBE_ADVTXD_CC;
6047 olinfo_status |= (1 << IXGBE_ADVTXD_IDX_SHIFT);
6048 if (tx_flags & IXGBE_TX_FLAGS_FSO)
6049 cmd_type_len |= IXGBE_ADVTXD_DCMD_TSE;
6050 }
6051
9a799d71
AK		 6052 olinfo_status |= ((paylen - hdr_len) << IXGBE_ADVTXD_PAYLEN_SHIFT);
6053
6054 i = tx_ring->next_to_use;
6055 while (count--) {
6056 tx_buffer_info = &tx_ring->tx_buffer_info[i];
6057 tx_desc = IXGBE_TX_DESC_ADV(*tx_ring, i);
6058 tx_desc->read.buffer_addr = cpu_to_le64(tx_buffer_info->dma);
6059 tx_desc->read.cmd_type_len =
b4617240 6060 cpu_to_le32(cmd_type_len | tx_buffer_info->length);
9a799d71 6061 tx_desc->read.olinfo_status = cpu_to_le32(olinfo_status);
9a799d71
AK		 6062 i++;
6063 if (i == tx_ring->count)
6064 i = 0;
6065 }
6066
6067 tx_desc->read.cmd_type_len |= cpu_to_le32(txd_cmd);
6068
6069 /*
6070 * Force memory writes to complete before letting h/w
6071 * know there are new descriptors to fetch. (Only
6072 * applicable for weak-ordered memory model archs,
6073 * such as IA-64).
6074 */
6075 wmb();
6076
6077 tx_ring->next_to_use = i;
6078 writel(i, adapter->hw.hw_addr + tx_ring->tail);
6079}
6080
c4cf55e5
PWJ		 6081static void ixgbe_atr(struct ixgbe_adapter *adapter, struct sk_buff *skb,
6082 int queue, u32 tx_flags)
6083{
c4cf55e5
PWJ		 6084 struct ixgbe_atr_input atr_input;
6085 struct tcphdr *th;
c4cf55e5
PWJ		 6086 struct iphdr *iph = ip_hdr(skb);
6087 struct ethhdr *eth = (struct ethhdr *)skb->data;
6088 u16 vlan_id, src_port, dst_port, flex_bytes;
6089 u32 src_ipv4_addr, dst_ipv4_addr;
6090 u8 l4type = 0;
6091
d3ead241
GG		 6092 /* Right now, we support IPv4 only */
6093 if (skb->protocol != htons(ETH_P_IP))
6094 return;
c4cf55e5
PWJ		 6095 /* check if we're UDP or TCP */
6096 if (iph->protocol == IPPROTO_TCP) {
6097 th = tcp_hdr(skb);
6098 src_port = th->source;
6099 dst_port = th->dest;
6100 l4type |= IXGBE_ATR_L4TYPE_TCP;
6101 /* l4type IPv4 type is 0, no need to assign */
c4cf55e5
PWJ		 6102 } else {
6103 /* Unsupported L4 header, just bail here */
6104 return;
6105 }
6106
6107 memset(&atr_input, 0, sizeof(struct ixgbe_atr_input));
6108
6109 vlan_id = (tx_flags & IXGBE_TX_FLAGS_VLAN_MASK) >>
6110 IXGBE_TX_FLAGS_VLAN_SHIFT;
6111 src_ipv4_addr = iph->saddr;
6112 dst_ipv4_addr = iph->daddr;
6113 flex_bytes = eth->h_proto;
6114
6115 ixgbe_atr_set_vlan_id_82599(&atr_input, vlan_id);
6116 ixgbe_atr_set_src_port_82599(&atr_input, dst_port);
6117 ixgbe_atr_set_dst_port_82599(&atr_input, src_port);
6118 ixgbe_atr_set_flex_byte_82599(&atr_input, flex_bytes);
6119 ixgbe_atr_set_l4type_82599(&atr_input, l4type);
6120 /* src and dst are inverted, think how the receiver sees them */
6121 ixgbe_atr_set_src_ipv4_82599(&atr_input, dst_ipv4_addr);
6122 ixgbe_atr_set_dst_ipv4_82599(&atr_input, src_ipv4_addr);
6123
6124 /* This assumes the Rx queue and Tx queue are bound to the same CPU */
6125 ixgbe_fdir_add_signature_filter_82599(&adapter->hw, &atr_input, queue);
6126}
6127
e092be60 6128static int __ixgbe_maybe_stop_tx(struct net_device *netdev,
b4617240 6129 struct ixgbe_ring *tx_ring, int size)
e092be60 6130{
30eba97a 6131 netif_stop_subqueue(netdev, tx_ring->queue_index);
e092be60
AV		 6132 /* Herbert's original patch had:
6133 * smp_mb__after_netif_stop_queue();
6134 * but since that doesn't exist yet, just open code it. */
6135 smp_mb();
6136
6137 /* We need to check again in a case another CPU has just
6138 * made room available. */
6139 if (likely(IXGBE_DESC_UNUSED(tx_ring) < size))
6140 return -EBUSY;
6141
6142 /* A reprieve! - use start_queue because it doesn't call schedule */
af72166f 6143 netif_start_subqueue(netdev, tx_ring->queue_index);
7ca3bc58 6144 ++tx_ring->restart_queue;
e092be60
AV		 6145 return 0;
6146}
6147
6148static int ixgbe_maybe_stop_tx(struct net_device *netdev,
b4617240 6149 struct ixgbe_ring *tx_ring, int size)
e092be60
AV		 6150{
6151 if (likely(IXGBE_DESC_UNUSED(tx_ring) >= size))
6152 return 0;
6153 return __ixgbe_maybe_stop_tx(netdev, tx_ring, size);
6154}
6155
09a3b1f8
SH		 6156static u16 ixgbe_select_queue(struct net_device *dev, struct sk_buff *skb)
6157{
6158 struct ixgbe_adapter *adapter = netdev_priv(dev);
5f715823 6159 int txq = smp_processor_id();
09a3b1f8 6160
56075a98
JF		 6161#ifdef IXGBE_FCOE
6162 if ((skb->protocol == htons(ETH_P_FCOE)) ||
6163 (skb->protocol == htons(ETH_P_FIP))) {
6164 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED) {
6165 txq &= (adapter->ring_feature[RING_F_FCOE].indices - 1);
6166 txq += adapter->ring_feature[RING_F_FCOE].mask;
6167 return txq;
4bc091d8 6168#ifdef CONFIG_IXGBE_DCB
56075a98
JF		 6169 } else if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6170 txq = adapter->fcoe.up;
6171 return txq;
4bc091d8 6172#endif
56075a98
JF		 6173 }
6174 }
6175#endif
6176
fdd3d631
KK		 6177 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE) {
6178 while (unlikely(txq >= dev->real_num_tx_queues))
6179 txq -= dev->real_num_tx_queues;
5f715823 6180 return txq;
fdd3d631 6181 }
c4cf55e5 6182
2ea186ae
JF		 6183 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6184 if (skb->priority == TC_PRIO_CONTROL)
6185 txq = adapter->ring_feature[RING_F_DCB].indices-1;
6186 else
6187 txq = (skb->vlan_tci & IXGBE_TX_FLAGS_VLAN_PRIO_MASK)
6188 >> 13;
6189 return txq;
6190 }
09a3b1f8
SH		 6191
6192 return skb_tx_hash(dev, skb);
6193}
6194
3b29a56d
SH		 6195static netdev_tx_t ixgbe_xmit_frame(struct sk_buff *skb,
6196 struct net_device *netdev)
9a799d71
AK		 6197{
6198 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6199 struct ixgbe_ring *tx_ring;
60d51134 6200 struct netdev_queue *txq;
9a799d71
AK		 6201 unsigned int first;
6202 unsigned int tx_flags = 0;
30eba97a 6203 u8 hdr_len = 0;
5f715823 6204 int tso;
9a799d71
AK		 6205 int count = 0;
6206 unsigned int f;
9f8cdf4f 6207
9f8cdf4f
JB		 6208 if (adapter->vlgrp && vlan_tx_tag_present(skb)) {
6209 tx_flags |= vlan_tx_tag_get(skb);
2f90b865
AD		 6210 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6211 tx_flags &= ~IXGBE_TX_FLAGS_VLAN_PRIO_MASK;
5f715823 6212 tx_flags |= ((skb->queue_mapping & 0x7) << 13);
2f90b865
AD		 6213 }
6214 tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT;
6215 tx_flags |= IXGBE_TX_FLAGS_VLAN;
33c66bd1
JF		 6216 } else if (adapter->flags & IXGBE_FLAG_DCB_ENABLED &&
6217 skb->priority != TC_PRIO_CONTROL) {
2ea186ae
JF		 6218 tx_flags |= ((skb->queue_mapping & 0x7) << 13);
6219 tx_flags <<= IXGBE_TX_FLAGS_VLAN_SHIFT;
6220 tx_flags |= IXGBE_TX_FLAGS_VLAN;
9a799d71 6221 }
eacd73f7 6222
4a0b9ca0 6223 tx_ring = adapter->tx_ring[skb->queue_mapping];
60127865 6224
09ad1cc0 6225#ifdef IXGBE_FCOE
56075a98
JF		 6226 /* for FCoE with DCB, we force the priority to what
6227 * was specified by the switch */
6228 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED &&
6229 (skb->protocol == htons(ETH_P_FCOE) ||
6230 skb->protocol == htons(ETH_P_FIP))) {
4bc091d8
JF		 6231#ifdef CONFIG_IXGBE_DCB
6232 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED) {
6233 tx_flags &= ~(IXGBE_TX_FLAGS_VLAN_PRIO_MASK
6234 << IXGBE_TX_FLAGS_VLAN_SHIFT);
6235 tx_flags |= ((adapter->fcoe.up << 13)
6236 << IXGBE_TX_FLAGS_VLAN_SHIFT);
6237 }
6238#endif
ca77cd59
RL		 6239 /* flag for FCoE offloads */
6240 if (skb->protocol == htons(ETH_P_FCOE))
6241 tx_flags |= IXGBE_TX_FLAGS_FCOE;
09ad1cc0 6242 }
ca77cd59
RL		 6243#endif
6244
eacd73f7 6245 /* four things can cause us to need a context descriptor */
9f8cdf4f
JB		 6246 if (skb_is_gso(skb) ||
6247 (skb->ip_summed == CHECKSUM_PARTIAL) ||
eacd73f7
YZ		 6248 (tx_flags & IXGBE_TX_FLAGS_VLAN) ||
6249 (tx_flags & IXGBE_TX_FLAGS_FCOE))
9a799d71
AK		 6250 count++;
6251
9f8cdf4f
JB		 6252 count += TXD_USE_COUNT(skb_headlen(skb));
6253 for (f = 0; f < skb_shinfo(skb)->nr_frags; f++)
9a799d71
AK		 6254 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size);
6255
e092be60 6256 if (ixgbe_maybe_stop_tx(netdev, tx_ring, count)) {
9a799d71 6257 adapter->tx_busy++;
9a799d71
AK		 6258 return NETDEV_TX_BUSY;
6259 }
9a799d71 6260
9a799d71 6261 first = tx_ring->next_to_use;
eacd73f7
YZ		 6262 if (tx_flags & IXGBE_TX_FLAGS_FCOE) {
6263#ifdef IXGBE_FCOE
6264 /* setup tx offload for FCoE */
6265 tso = ixgbe_fso(adapter, tx_ring, skb, tx_flags, &hdr_len);
6266 if (tso < 0) {
6267 dev_kfree_skb_any(skb);
6268 return NETDEV_TX_OK;
6269 }
6270 if (tso)
6271 tx_flags |= IXGBE_TX_FLAGS_FSO;
6272#endif /* IXGBE_FCOE */
6273 } else {
6274 if (skb->protocol == htons(ETH_P_IP))
6275 tx_flags |= IXGBE_TX_FLAGS_IPV4;
6276 tso = ixgbe_tso(adapter, tx_ring, skb, tx_flags, &hdr_len);
6277 if (tso < 0) {
6278 dev_kfree_skb_any(skb);
6279 return NETDEV_TX_OK;
6280 }
9a799d71 6281
eacd73f7
YZ		 6282 if (tso)
6283 tx_flags |= IXGBE_TX_FLAGS_TSO;
6284 else if (ixgbe_tx_csum(adapter, tx_ring, skb, tx_flags) &&
6285 (skb->ip_summed == CHECKSUM_PARTIAL))
6286 tx_flags |= IXGBE_TX_FLAGS_CSUM;
6287 }
9a799d71 6288
eacd73f7 6289 count = ixgbe_tx_map(adapter, tx_ring, skb, tx_flags, first);
44df32c5 6290 if (count) {
c4cf55e5
PWJ		 6291 /* add the ATR filter if ATR is on */
6292 if (tx_ring->atr_sample_rate) {
6293 ++tx_ring->atr_count;
6294 if ((tx_ring->atr_count >= tx_ring->atr_sample_rate) &&
6295 test_bit(__IXGBE_FDIR_INIT_DONE,
6296 &tx_ring->reinit_state)) {
6297 ixgbe_atr(adapter, skb, tx_ring->queue_index,
6298 tx_flags);
6299 tx_ring->atr_count = 0;
6300 }
6301 }
60d51134
ED		 6302 txq = netdev_get_tx_queue(netdev, tx_ring->queue_index);
6303 txq->tx_bytes += skb->len;
6304 txq->tx_packets++;
44df32c5
AD		 6305 ixgbe_tx_queue(adapter, tx_ring, tx_flags, count, skb->len,
6306 hdr_len);
44df32c5 6307 ixgbe_maybe_stop_tx(netdev, tx_ring, DESC_NEEDED);
9a799d71 6308
44df32c5
AD		 6309 } else {
6310 dev_kfree_skb_any(skb);
6311 tx_ring->tx_buffer_info[first].time_stamp = 0;
6312 tx_ring->next_to_use = first;
6313 }
9a799d71
AK		 6314
6315 return NETDEV_TX_OK;
6316}
6317
9a799d71
AK		 6318/**
6319 * ixgbe_set_mac - Change the Ethernet Address of the NIC
6320 * @netdev: network interface device structure
6321 * @p: pointer to an address structure
6322 *
6323 * Returns 0 on success, negative on failure
6324 **/
6325static int ixgbe_set_mac(struct net_device *netdev, void *p)
6326{
6327 struct ixgbe_adapter *adapter = netdev_priv(netdev);
b4617240 6328 struct ixgbe_hw *hw = &adapter->hw;
9a799d71
AK		 6329 struct sockaddr *addr = p;
6330
6331 if (!is_valid_ether_addr(addr->sa_data))
6332 return -EADDRNOTAVAIL;
6333
6334 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
b4617240 6335 memcpy(hw->mac.addr, addr->sa_data, netdev->addr_len);
9a799d71 6336
1cdd1ec8
GR		 6337 hw->mac.ops.set_rar(hw, 0, hw->mac.addr, adapter->num_vfs,
6338 IXGBE_RAH_AV);
9a799d71
AK		 6339
6340 return 0;
6341}
6342
6b73e10d
BH		 6343static int
6344ixgbe_mdio_read(struct net_device *netdev, int prtad, int devad, u16 addr)
6345{
6346 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6347 struct ixgbe_hw *hw = &adapter->hw;
6348 u16 value;
6349 int rc;
6350
6351 if (prtad != hw->phy.mdio.prtad)
6352 return -EINVAL;
6353 rc = hw->phy.ops.read_reg(hw, addr, devad, &value);
6354 if (!rc)
6355 rc = value;
6356 return rc;
6357}
6358
6359static int ixgbe_mdio_write(struct net_device *netdev, int prtad, int devad,
6360 u16 addr, u16 value)
6361{
6362 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6363 struct ixgbe_hw *hw = &adapter->hw;
6364
6365 if (prtad != hw->phy.mdio.prtad)
6366 return -EINVAL;
6367 return hw->phy.ops.write_reg(hw, addr, devad, value);
6368}
6369
6370static int ixgbe_ioctl(struct net_device *netdev, struct ifreq *req, int cmd)
6371{
6372 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6373
6374 return mdio_mii_ioctl(&adapter->hw.phy.mdio, if_mii(req), cmd);
6375}
6376
0365e6e4
PW		 6377/**
6378 * ixgbe_add_sanmac_netdev - Add the SAN MAC address to the corresponding
31278e71 6379 * netdev->dev_addrs
0365e6e4
PW		 6380 * @netdev: network interface device structure
6381 *
6382 * Returns non-zero on failure
6383 **/
6384static int ixgbe_add_sanmac_netdev(struct net_device *dev)
6385{
6386 int err = 0;
6387 struct ixgbe_adapter *adapter = netdev_priv(dev);
6388 struct ixgbe_mac_info *mac = &adapter->hw.mac;
6389
6390 if (is_valid_ether_addr(mac->san_addr)) {
6391 rtnl_lock();
6392 err = dev_addr_add(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
6393 rtnl_unlock();
6394 }
6395 return err;
6396}
6397
6398/**
6399 * ixgbe_del_sanmac_netdev - Removes the SAN MAC address to the corresponding
31278e71 6400 * netdev->dev_addrs
0365e6e4
PW		 6401 * @netdev: network interface device structure
6402 *
6403 * Returns non-zero on failure
6404 **/
6405static int ixgbe_del_sanmac_netdev(struct net_device *dev)
6406{
6407 int err = 0;
6408 struct ixgbe_adapter *adapter = netdev_priv(dev);
6409 struct ixgbe_mac_info *mac = &adapter->hw.mac;
6410
6411 if (is_valid_ether_addr(mac->san_addr)) {
6412 rtnl_lock();
6413 err = dev_addr_del(dev, mac->san_addr, NETDEV_HW_ADDR_T_SAN);
6414 rtnl_unlock();
6415 }
6416 return err;
6417}
6418
9a799d71
AK		 6419#ifdef CONFIG_NET_POLL_CONTROLLER
6420/*
6421 * Polling 'interrupt' - used by things like netconsole to send skbs
6422 * without having to re-enable interrupts. It's not called while
6423 * the interrupt routine is executing.
6424 */
6425static void ixgbe_netpoll(struct net_device *netdev)
6426{
6427 struct ixgbe_adapter *adapter = netdev_priv(netdev);
8f9a7167 6428 int i;
9a799d71 6429
1a647bd2
AD		 6430 /* if interface is down do nothing */
6431 if (test_bit(__IXGBE_DOWN, &adapter->state))
6432 return;
6433
9a799d71 6434 adapter->flags |= IXGBE_FLAG_IN_NETPOLL;
8f9a7167
PWJ		 6435 if (adapter->flags & IXGBE_FLAG_MSIX_ENABLED) {
6436 int num_q_vectors = adapter->num_msix_vectors - NON_Q_VECTORS;
6437 for (i = 0; i < num_q_vectors; i++) {
6438 struct ixgbe_q_vector *q_vector = adapter->q_vector[i];
6439 ixgbe_msix_clean_many(0, q_vector);
6440 }
6441 } else {
6442 ixgbe_intr(adapter->pdev->irq, netdev);
6443 }
9a799d71 6444 adapter->flags &= ~IXGBE_FLAG_IN_NETPOLL;
9a799d71
AK		 6445}
6446#endif
6447
0edc3527
SH		 6448static const struct net_device_ops ixgbe_netdev_ops = {
6449 .ndo_open = ixgbe_open,
6450 .ndo_stop = ixgbe_close,
00829823 6451 .ndo_start_xmit = ixgbe_xmit_frame,
09a3b1f8 6452 .ndo_select_queue = ixgbe_select_queue,
e90d400c 6453 .ndo_set_rx_mode = ixgbe_set_rx_mode,
0edc3527
SH		 6454 .ndo_set_multicast_list = ixgbe_set_rx_mode,
6455 .ndo_validate_addr = eth_validate_addr,
6456 .ndo_set_mac_address = ixgbe_set_mac,
6457 .ndo_change_mtu = ixgbe_change_mtu,
6458 .ndo_tx_timeout = ixgbe_tx_timeout,
6459 .ndo_vlan_rx_register = ixgbe_vlan_rx_register,
6460 .ndo_vlan_rx_add_vid = ixgbe_vlan_rx_add_vid,
6461 .ndo_vlan_rx_kill_vid = ixgbe_vlan_rx_kill_vid,
6b73e10d 6462 .ndo_do_ioctl = ixgbe_ioctl,
7f01648a
GR		 6463 .ndo_set_vf_mac = ixgbe_ndo_set_vf_mac,
6464 .ndo_set_vf_vlan = ixgbe_ndo_set_vf_vlan,
6465 .ndo_set_vf_tx_rate = ixgbe_ndo_set_vf_bw,
6466 .ndo_get_vf_config = ixgbe_ndo_get_vf_config,
0edc3527
SH		 6467#ifdef CONFIG_NET_POLL_CONTROLLER
6468 .ndo_poll_controller = ixgbe_netpoll,
6469#endif
332d4a7d
YZ		 6470#ifdef IXGBE_FCOE
6471 .ndo_fcoe_ddp_setup = ixgbe_fcoe_ddp_get,
6472 .ndo_fcoe_ddp_done = ixgbe_fcoe_ddp_put,
8450ff8c
YZ		 6473 .ndo_fcoe_enable = ixgbe_fcoe_enable,
6474 .ndo_fcoe_disable = ixgbe_fcoe_disable,
61a1fa10 6475 .ndo_fcoe_get_wwn = ixgbe_fcoe_get_wwn,
332d4a7d 6476#endif /* IXGBE_FCOE */
0edc3527
SH		 6477};
6478
1cdd1ec8
GR		 6479static void __devinit ixgbe_probe_vf(struct ixgbe_adapter *adapter,
6480 const struct ixgbe_info *ii)
6481{
6482#ifdef CONFIG_PCI_IOV
6483 struct ixgbe_hw *hw = &adapter->hw;
6484 int err;
6485
6486 if (hw->mac.type != ixgbe_mac_82599EB || !max_vfs)
6487 return;
6488
6489 /* The 82599 supports up to 64 VFs per physical function
6490 * but this implementation limits allocation to 63 so that
6491 * basic networking resources are still available to the
6492 * physical function
6493 */
6494 adapter->num_vfs = (max_vfs > 63) ? 63 : max_vfs;
6495 adapter->flags |= IXGBE_FLAG_SRIOV_ENABLED;
6496 err = pci_enable_sriov(adapter->pdev, adapter->num_vfs);
6497 if (err) {
396e799c 6498 e_err(probe, "Failed to enable PCI sriov: %d\n", err);
1cdd1ec8
GR		 6499 goto err_novfs;
6500 }
6501 /* If call to enable VFs succeeded then allocate memory
6502 * for per VF control structures.
6503 */
6504 adapter->vfinfo =
6505 kcalloc(adapter->num_vfs,
6506 sizeof(struct vf_data_storage), GFP_KERNEL);
6507 if (adapter->vfinfo) {
6508 /* Now that we're sure SR-IOV is enabled
6509 * and memory allocated set up the mailbox parameters
6510 */
6511 ixgbe_init_mbx_params_pf(hw);
6512 memcpy(&hw->mbx.ops, ii->mbx_ops,
6513 sizeof(hw->mbx.ops));
6514
6515 /* Disable RSC when in SR-IOV mode */
6516 adapter->flags2 &= ~(IXGBE_FLAG2_RSC_CAPABLE |
6517 IXGBE_FLAG2_RSC_ENABLED);
6518 return;
6519 }
6520
6521 /* Oh oh */
396e799c
ET		 6522 e_err(probe, "Unable to allocate memory for VF Data Storage - "
6523 "SRIOV disabled\n");
1cdd1ec8
GR		 6524 pci_disable_sriov(adapter->pdev);
6525
6526err_novfs:
6527 adapter->flags &= ~IXGBE_FLAG_SRIOV_ENABLED;
6528 adapter->num_vfs = 0;
6529#endif /* CONFIG_PCI_IOV */
6530}
6531
9a799d71
AK		 6532/**
6533 * ixgbe_probe - Device Initialization Routine
6534 * @pdev: PCI device information struct
6535 * @ent: entry in ixgbe_pci_tbl
6536 *
6537 * Returns 0 on success, negative on failure
6538 *
6539 * ixgbe_probe initializes an adapter identified by a pci_dev structure.
6540 * The OS initialization, configuring of the adapter private structure,
6541 * and a hardware reset occur.
6542 **/
6543static int __devinit ixgbe_probe(struct pci_dev *pdev,
b4617240 6544 const struct pci_device_id *ent)
9a799d71
AK		 6545{
6546 struct net_device *netdev;
6547 struct ixgbe_adapter *adapter = NULL;
6548 struct ixgbe_hw *hw;
6549 const struct ixgbe_info *ii = ixgbe_info_tbl[ent->driver_data];
9a799d71
AK		 6550 static int cards_found;
6551 int i, err, pci_using_dac;
c85a2618 6552 unsigned int indices = num_possible_cpus();
eacd73f7
YZ		 6553#ifdef IXGBE_FCOE
6554 u16 device_caps;
6555#endif
c44ade9e 6556 u32 part_num, eec;
9a799d71 6557
bded64a7
AG		 6558 /* Catch broken hardware that put the wrong VF device ID in
6559 * the PCIe SR-IOV capability.
6560 */
6561 if (pdev->is_virtfn) {
6562 WARN(1, KERN_ERR "%s (%hx:%hx) should not be a VF!\n",
6563 pci_name(pdev), pdev->vendor, pdev->device);
6564 return -EINVAL;
6565 }
6566
9ce77666 6567 err = pci_enable_device_mem(pdev);
9a799d71
AK		 6568 if (err)
6569 return err;
6570
1b507730
NN		 6571 if (!dma_set_mask(&pdev->dev, DMA_BIT_MASK(64)) &&
6572 !dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64))) {
9a799d71
AK		 6573 pci_using_dac = 1;
6574 } else {
1b507730 6575 err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32));
9a799d71 6576 if (err) {
1b507730
NN		 6577 err = dma_set_coherent_mask(&pdev->dev,
6578 DMA_BIT_MASK(32));
9a799d71 6579 if (err) {
b8bc0421
DC		 6580 dev_err(&pdev->dev,
6581 "No usable DMA configuration, aborting\n");
9a799d71
AK		 6582 goto err_dma;
6583 }
6584 }
6585 pci_using_dac = 0;
6586 }
6587
9ce77666 6588 err = pci_request_selected_regions(pdev, pci_select_bars(pdev,
6589 IORESOURCE_MEM), ixgbe_driver_name);
9a799d71 6590 if (err) {
b8bc0421
DC		 6591 dev_err(&pdev->dev,
6592 "pci_request_selected_regions failed 0x%x\n", err);
9a799d71
AK		 6593 goto err_pci_reg;
6594 }
6595
19d5afd4 6596 pci_enable_pcie_error_reporting(pdev);
6fabd715 6597
9a799d71 6598 pci_set_master(pdev);
fb3b27bc 6599 pci_save_state(pdev);
9a799d71 6600
c85a2618
JF		 6601 if (ii->mac == ixgbe_mac_82598EB)
6602 indices = min_t(unsigned int, indices, IXGBE_MAX_RSS_INDICES);
6603 else
6604 indices = min_t(unsigned int, indices, IXGBE_MAX_FDIR_INDICES);
6605
6606 indices = max_t(unsigned int, indices, IXGBE_MAX_DCB_INDICES);
6607#ifdef IXGBE_FCOE
6608 indices += min_t(unsigned int, num_possible_cpus(),
6609 IXGBE_MAX_FCOE_INDICES);
6610#endif
c85a2618 6611 netdev = alloc_etherdev_mq(sizeof(struct ixgbe_adapter), indices);
9a799d71
AK		 6612 if (!netdev) {
6613 err = -ENOMEM;
6614 goto err_alloc_etherdev;
6615 }
6616
9a799d71
AK		 6617 SET_NETDEV_DEV(netdev, &pdev->dev);
6618
6619 pci_set_drvdata(pdev, netdev);
6620 adapter = netdev_priv(netdev);
6621
6622 adapter->netdev = netdev;
6623 adapter->pdev = pdev;
6624 hw = &adapter->hw;
6625 hw->back = adapter;
6626 adapter->msg_enable = (1 << DEFAULT_DEBUG_LEVEL_SHIFT) - 1;
6627
05857980
JK		 6628 hw->hw_addr = ioremap(pci_resource_start(pdev, 0),
6629 pci_resource_len(pdev, 0));
9a799d71
AK		 6630 if (!hw->hw_addr) {
6631 err = -EIO;
6632 goto err_ioremap;
6633 }
6634
6635 for (i = 1; i <= 5; i++) {
6636 if (pci_resource_len(pdev, i) == 0)
6637 continue;
6638 }
6639
0edc3527 6640 netdev->netdev_ops = &ixgbe_netdev_ops;
9a799d71 6641 ixgbe_set_ethtool_ops(netdev);
9a799d71 6642 netdev->watchdog_timeo = 5 * HZ;
9a799d71
AK		 6643 strcpy(netdev->name, pci_name(pdev));
6644
9a799d71
AK		 6645 adapter->bd_number = cards_found;
6646
9a799d71
AK		 6647 /* Setup hw api */
6648 memcpy(&hw->mac.ops, ii->mac_ops, sizeof(hw->mac.ops));
021230d4 6649 hw->mac.type = ii->mac;
9a799d71 6650
c44ade9e
JB		 6651 /* EEPROM */
6652 memcpy(&hw->eeprom.ops, ii->eeprom_ops, sizeof(hw->eeprom.ops));
6653 eec = IXGBE_READ_REG(hw, IXGBE_EEC);
6654 /* If EEPROM is valid (bit 8 = 1), use default otherwise use bit bang */
6655 if (!(eec & (1 << 8)))
6656 hw->eeprom.ops.read = &ixgbe_read_eeprom_bit_bang_generic;
6657
6658 /* PHY */
6659 memcpy(&hw->phy.ops, ii->phy_ops, sizeof(hw->phy.ops));
c4900be0 6660 hw->phy.sfp_type = ixgbe_sfp_type_unknown;
6b73e10d
BH		 6661 /* ixgbe_identify_phy_generic will set prtad and mmds properly */
6662 hw->phy.mdio.prtad = MDIO_PRTAD_NONE;
6663 hw->phy.mdio.mmds = 0;
6664 hw->phy.mdio.mode_support = MDIO_SUPPORTS_C45 | MDIO_EMULATE_C22;
6665 hw->phy.mdio.dev = netdev;
6666 hw->phy.mdio.mdio_read = ixgbe_mdio_read;
6667 hw->phy.mdio.mdio_write = ixgbe_mdio_write;
c4900be0
DS		 6668
6669 /* set up this timer and work struct before calling get_invariants
6670 * which might start the timer
6671 */
6672 init_timer(&adapter->sfp_timer);
6673 adapter->sfp_timer.function = &ixgbe_sfp_timer;
6674 adapter->sfp_timer.data = (unsigned long) adapter;
6675
6676 INIT_WORK(&adapter->sfp_task, ixgbe_sfp_task);
c44ade9e 6677
e8e26350
PW		 6678 /* multispeed fiber has its own tasklet, called from GPI SDP1 context */
6679 INIT_WORK(&adapter->multispeed_fiber_task, ixgbe_multispeed_fiber_task);
6680
6681 /* a new SFP+ module arrival, called from GPI SDP2 context */
6682 INIT_WORK(&adapter->sfp_config_module_task,
6683 ixgbe_sfp_config_module_task);
6684
8ca783ab 6685 ii->get_invariants(hw);
9a799d71
AK		 6686
6687 /* setup the private structure */
6688 err = ixgbe_sw_init(adapter);
6689 if (err)
6690 goto err_sw_init;
6691
e86bff0e
DS		 6692 /* Make it possible the adapter to be woken up via WOL */
6693 if (adapter->hw.mac.type == ixgbe_mac_82599EB)
6694 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
6695
bf069c97
DS		 6696 /*
6697 * If there is a fan on this device and it has failed log the
6698 * failure.
6699 */
6700 if (adapter->flags & IXGBE_FLAG_FAN_FAIL_CAPABLE) {
6701 u32 esdp = IXGBE_READ_REG(hw, IXGBE_ESDP);
6702 if (esdp & IXGBE_ESDP_SDP1)
396e799c 6703 e_crit(probe, "Fan has stopped, replace the adapter\n");
bf069c97
DS		 6704 }
6705
c44ade9e 6706 /* reset_hw fills in the perm_addr as well */
119fc60a 6707 hw->phy.reset_if_overtemp = true;
c44ade9e 6708 err = hw->mac.ops.reset_hw(hw);
119fc60a 6709 hw->phy.reset_if_overtemp = false;
8ca783ab
DS		 6710 if (err == IXGBE_ERR_SFP_NOT_PRESENT &&
6711 hw->mac.type == ixgbe_mac_82598EB) {
6712 /*
6713 * Start a kernel thread to watch for a module to arrive.
6714 * Only do this for 82598, since 82599 will generate
6715 * interrupts on module arrival.
6716 */
6717 set_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
6718 mod_timer(&adapter->sfp_timer,
6719 round_jiffies(jiffies + (2 * HZ)));
6720 err = 0;
6721 } else if (err == IXGBE_ERR_SFP_NOT_SUPPORTED) {
849c4542
ET		 6722 e_dev_err("failed to initialize because an unsupported SFP+ "
6723 "module type was detected.\n");
6724 e_dev_err("Reload the driver after installing a supported "
6725 "module.\n");
04f165ef
PW		 6726 goto err_sw_init;
6727 } else if (err) {
849c4542 6728 e_dev_err("HW Init failed: %d\n", err);
c44ade9e
JB		 6729 goto err_sw_init;
6730 }
6731
1cdd1ec8
GR		 6732 ixgbe_probe_vf(adapter, ii);
6733
396e799c 6734 netdev->features = NETIF_F_SG |
b4617240
PW		 6735 NETIF_F_IP_CSUM |
6736 NETIF_F_HW_VLAN_TX |
6737 NETIF_F_HW_VLAN_RX |
6738 NETIF_F_HW_VLAN_FILTER;
9a799d71 6739
e9990a9c 6740 netdev->features |= NETIF_F_IPV6_CSUM;
9a799d71 6741 netdev->features |= NETIF_F_TSO;
9a799d71 6742 netdev->features |= NETIF_F_TSO6;
78b6f4ce 6743 netdev->features |= NETIF_F_GRO;
ad31c402 6744
45a5ead0
JB		 6745 if (adapter->hw.mac.type == ixgbe_mac_82599EB)
6746 netdev->features |= NETIF_F_SCTP_CSUM;
6747
ad31c402
JK		 6748 netdev->vlan_features |= NETIF_F_TSO;
6749 netdev->vlan_features |= NETIF_F_TSO6;
22f32b7a 6750 netdev->vlan_features |= NETIF_F_IP_CSUM;
cd1da503 6751 netdev->vlan_features |= NETIF_F_IPV6_CSUM;
ad31c402
JK		 6752 netdev->vlan_features |= NETIF_F_SG;
6753
1cdd1ec8
GR		 6754 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6755 adapter->flags &= ~(IXGBE_FLAG_RSS_ENABLED |
6756 IXGBE_FLAG_DCB_ENABLED);
2f90b865
AD		 6757 if (adapter->flags & IXGBE_FLAG_DCB_ENABLED)
6758 adapter->flags &= ~IXGBE_FLAG_RSS_ENABLED;
6759
7a6b6f51 6760#ifdef CONFIG_IXGBE_DCB
2f90b865
AD		 6761 netdev->dcbnl_ops = &dcbnl_ops;
6762#endif
6763
eacd73f7 6764#ifdef IXGBE_FCOE
0d551589 6765 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
eacd73f7
YZ		 6766 if (hw->mac.ops.get_device_caps) {
6767 hw->mac.ops.get_device_caps(hw, &device_caps);
0d551589
YZ		 6768 if (device_caps & IXGBE_DEVICE_CAPS_FCOE_OFFLOADS)
6769 adapter->flags &= ~IXGBE_FLAG_FCOE_CAPABLE;
eacd73f7
YZ		 6770 }
6771 }
5e09d7f6
YZ		 6772 if (adapter->flags & IXGBE_FLAG_FCOE_CAPABLE) {
6773 netdev->vlan_features |= NETIF_F_FCOE_CRC;
6774 netdev->vlan_features |= NETIF_F_FSO;
6775 netdev->vlan_features |= NETIF_F_FCOE_MTU;
6776 }
eacd73f7 6777#endif /* IXGBE_FCOE */
9a799d71
AK		 6778 if (pci_using_dac)
6779 netdev->features |= NETIF_F_HIGHDMA;
6780
0c19d6af 6781 if (adapter->flags2 & IXGBE_FLAG2_RSC_ENABLED)
f8212f97
AD		 6782 netdev->features |= NETIF_F_LRO;
6783
9a799d71 6784 /* make sure the EEPROM is good */
c44ade9e 6785 if (hw->eeprom.ops.validate_checksum(hw, NULL) < 0) {
849c4542 6786 e_dev_err("The EEPROM Checksum Is Not Valid\n");
9a799d71
AK		 6787 err = -EIO;
6788 goto err_eeprom;
6789 }
6790
6791 memcpy(netdev->dev_addr, hw->mac.perm_addr, netdev->addr_len);
6792 memcpy(netdev->perm_addr, hw->mac.perm_addr, netdev->addr_len);
6793
c44ade9e 6794 if (ixgbe_validate_mac_addr(netdev->perm_addr)) {
849c4542 6795 e_dev_err("invalid MAC address\n");
9a799d71
AK		 6796 err = -EIO;
6797 goto err_eeprom;
6798 }
6799
61fac744
PW		 6800 /* power down the optics */
6801 if (hw->phy.multispeed_fiber)
6802 hw->mac.ops.disable_tx_laser(hw);
6803
9a799d71
AK		 6804 init_timer(&adapter->watchdog_timer);
6805 adapter->watchdog_timer.function = &ixgbe_watchdog;
6806 adapter->watchdog_timer.data = (unsigned long)adapter;
6807
6808 INIT_WORK(&adapter->reset_task, ixgbe_reset_task);
cf8280ee 6809 INIT_WORK(&adapter->watchdog_task, ixgbe_watchdog_task);
9a799d71 6810
021230d4
AV		 6811 err = ixgbe_init_interrupt_scheme(adapter);
6812 if (err)
6813 goto err_sw_init;
9a799d71 6814
e8e26350
PW		 6815 switch (pdev->device) {
6816 case IXGBE_DEV_ID_82599_KX4:
495dce12
WJP		 6817 adapter->wol = (IXGBE_WUFC_MAG | IXGBE_WUFC_EX |
6818 IXGBE_WUFC_MC | IXGBE_WUFC_BC);
e8e26350
PW		 6819 break;
6820 default:
6821 adapter->wol = 0;
6822 break;
6823 }
e8e26350
PW		 6824 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
6825
04f165ef
PW		 6826 /* pick up the PCI bus settings for reporting later */
6827 hw->mac.ops.get_bus_info(hw);
6828
9a799d71 6829 /* print bus type/speed/width info */
849c4542 6830 e_dev_info("(PCI Express:%s:%s) %pM\n",
e8e26350
PW		 6831 ((hw->bus.speed == ixgbe_bus_speed_5000) ? "5.0Gb/s":
6832 (hw->bus.speed == ixgbe_bus_speed_2500) ? "2.5Gb/s":"Unknown"),
6833 ((hw->bus.width == ixgbe_bus_width_pcie_x8) ? "Width x8" :
6834 (hw->bus.width == ixgbe_bus_width_pcie_x4) ? "Width x4" :
6835 (hw->bus.width == ixgbe_bus_width_pcie_x1) ? "Width x1" :
b4617240 6836 "Unknown"),
7c510e4b 6837 netdev->dev_addr);
c44ade9e 6838 ixgbe_read_pba_num_generic(hw, &part_num);
e8e26350 6839 if (ixgbe_is_sfp(hw) && hw->phy.sfp_type != ixgbe_sfp_type_not_present)
849c4542
ET		 6840 e_dev_info("MAC: %d, PHY: %d, SFP+: %d, "
6841 "PBA No: %06x-%03x\n",
6842 hw->mac.type, hw->phy.type, hw->phy.sfp_type,
6843 (part_num >> 8), (part_num & 0xff));
e8e26350 6844 else
849c4542
ET		 6845 e_dev_info("MAC: %d, PHY: %d, PBA No: %06x-%03x\n",
6846 hw->mac.type, hw->phy.type,
6847 (part_num >> 8), (part_num & 0xff));
9a799d71 6848
e8e26350 6849 if (hw->bus.width <= ixgbe_bus_width_pcie_x4) {
849c4542
ET		 6850 e_dev_warn("PCI-Express bandwidth available for this card is "
6851 "not sufficient for optimal performance.\n");
6852 e_dev_warn("For optimal performance a x8 PCI-Express slot "
6853 "is required.\n");
0c254d86
AK		 6854 }
6855
34b0368c
PWJ		 6856 /* save off EEPROM version number */
6857 hw->eeprom.ops.read(hw, 0x29, &adapter->eeprom_version);
6858
9a799d71 6859 /* reset the hardware with the new settings */
794caeb2 6860 err = hw->mac.ops.start_hw(hw);
c44ade9e 6861
794caeb2
PWJ		 6862 if (err == IXGBE_ERR_EEPROM_VERSION) {
6863 /* We are running on a pre-production device, log a warning */
849c4542
ET		 6864 e_dev_warn("This device is a pre-production adapter/LOM. "
6865 "Please be aware there may be issues associated "
6866 "with your hardware. If you are experiencing "
6867 "problems please contact your Intel or hardware "
6868 "representative who provided you with this "
6869 "hardware.\n");
794caeb2 6870 }
9a799d71
AK		 6871 strcpy(netdev->name, "eth%d");
6872 err = register_netdev(netdev);
6873 if (err)
6874 goto err_register;
6875
54386467
JB		 6876 /* carrier off reporting is important to ethtool even BEFORE open */
6877 netif_carrier_off(netdev);
6878
c4cf55e5
PWJ		 6879 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
6880 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
6881 INIT_WORK(&adapter->fdir_reinit_task, ixgbe_fdir_reinit_task);
6882
119fc60a
MC		 6883 if (adapter->flags2 & IXGBE_FLAG2_TEMP_SENSOR_CAPABLE)
6884 INIT_WORK(&adapter->check_overtemp_task, ixgbe_check_overtemp_task);
5dd2d332 6885#ifdef CONFIG_IXGBE_DCA
652f093f 6886 if (dca_add_requester(&pdev->dev) == 0) {
bd0362dd 6887 adapter->flags |= IXGBE_FLAG_DCA_ENABLED;
bd0362dd
JC		 6888 ixgbe_setup_dca(adapter);
6889 }
6890#endif
1cdd1ec8 6891 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED) {
396e799c 6892 e_info(probe, "IOV is enabled with %d VFs\n", adapter->num_vfs);
1cdd1ec8
GR		 6893 for (i = 0; i < adapter->num_vfs; i++)
6894 ixgbe_vf_configuration(pdev, (i | 0x10000000));
6895 }
6896
0365e6e4
PW		 6897 /* add san mac addr to netdev */
6898 ixgbe_add_sanmac_netdev(netdev);
9a799d71 6899
849c4542 6900 e_dev_info("Intel(R) 10 Gigabit Network Connection\n");
9a799d71
AK		 6901 cards_found++;
6902 return 0;
6903
6904err_register:
5eba3699 6905 ixgbe_release_hw_control(adapter);
7a921c93 6906 ixgbe_clear_interrupt_scheme(adapter);
9a799d71
AK		 6907err_sw_init:
6908err_eeprom:
1cdd1ec8
GR		 6909 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6910 ixgbe_disable_sriov(adapter);
c4900be0
DS		 6911 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
6912 del_timer_sync(&adapter->sfp_timer);
6913 cancel_work_sync(&adapter->sfp_task);
e8e26350
PW		 6914 cancel_work_sync(&adapter->multispeed_fiber_task);
6915 cancel_work_sync(&adapter->sfp_config_module_task);
9a799d71
AK		 6916 iounmap(hw->hw_addr);
6917err_ioremap:
6918 free_netdev(netdev);
6919err_alloc_etherdev:
9ce77666 6920 pci_release_selected_regions(pdev, pci_select_bars(pdev,
6921 IORESOURCE_MEM));
9a799d71
AK		 6922err_pci_reg:
6923err_dma:
6924 pci_disable_device(pdev);
6925 return err;
6926}
6927
6928/**
6929 * ixgbe_remove - Device Removal Routine
6930 * @pdev: PCI device information struct
6931 *
6932 * ixgbe_remove is called by the PCI subsystem to alert the driver
6933 * that it should release a PCI device. The could be caused by a
6934 * Hot-Plug event, or because the driver is going to be removed from
6935 * memory.
6936 **/
6937static void __devexit ixgbe_remove(struct pci_dev *pdev)
6938{
6939 struct net_device *netdev = pci_get_drvdata(pdev);
6940 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6941
6942 set_bit(__IXGBE_DOWN, &adapter->state);
c4900be0
DS		 6943 /* clear the module not found bit to make sure the worker won't
6944 * reschedule
6945 */
6946 clear_bit(__IXGBE_SFP_MODULE_NOT_FOUND, &adapter->state);
9a799d71
AK		 6947 del_timer_sync(&adapter->watchdog_timer);
6948
c4900be0
DS		 6949 del_timer_sync(&adapter->sfp_timer);
6950 cancel_work_sync(&adapter->watchdog_task);
6951 cancel_work_sync(&adapter->sfp_task);
e8e26350
PW		 6952 cancel_work_sync(&adapter->multispeed_fiber_task);
6953 cancel_work_sync(&adapter->sfp_config_module_task);
c4cf55e5
PWJ		 6954 if (adapter->flags & IXGBE_FLAG_FDIR_HASH_CAPABLE ||
6955 adapter->flags & IXGBE_FLAG_FDIR_PERFECT_CAPABLE)
6956 cancel_work_sync(&adapter->fdir_reinit_task);
9a799d71
AK		 6957 flush_scheduled_work();
6958
5dd2d332 6959#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 6960 if (adapter->flags & IXGBE_FLAG_DCA_ENABLED) {
6961 adapter->flags &= ~IXGBE_FLAG_DCA_ENABLED;
6962 dca_remove_requester(&pdev->dev);
6963 IXGBE_WRITE_REG(&adapter->hw, IXGBE_DCA_CTRL, 1);
6964 }
6965
6966#endif
332d4a7d
YZ		 6967#ifdef IXGBE_FCOE
6968 if (adapter->flags & IXGBE_FLAG_FCOE_ENABLED)
6969 ixgbe_cleanup_fcoe(adapter);
6970
6971#endif /* IXGBE_FCOE */
0365e6e4
PW		 6972
6973 /* remove the added san mac */
6974 ixgbe_del_sanmac_netdev(netdev);
6975
c4900be0
DS		 6976 if (netdev->reg_state == NETREG_REGISTERED)
6977 unregister_netdev(netdev);
9a799d71 6978
1cdd1ec8
GR		 6979 if (adapter->flags & IXGBE_FLAG_SRIOV_ENABLED)
6980 ixgbe_disable_sriov(adapter);
6981
7a921c93 6982 ixgbe_clear_interrupt_scheme(adapter);
5eba3699 6983
021230d4 6984 ixgbe_release_hw_control(adapter);
9a799d71
AK		 6985
6986 iounmap(adapter->hw.hw_addr);
9ce77666 6987 pci_release_selected_regions(pdev, pci_select_bars(pdev,
6988 IORESOURCE_MEM));
9a799d71 6989
849c4542 6990 e_dev_info("complete\n");
021230d4 6991
9a799d71
AK		 6992 free_netdev(netdev);
6993
19d5afd4 6994 pci_disable_pcie_error_reporting(pdev);
6fabd715 6995
9a799d71
AK		 6996 pci_disable_device(pdev);
6997}
6998
6999/**
7000 * ixgbe_io_error_detected - called when PCI error is detected
7001 * @pdev: Pointer to PCI device
7002 * @state: The current pci connection state
7003 *
7004 * This function is called after a PCI bus error affecting
7005 * this device has been detected.
7006 */
7007static pci_ers_result_t ixgbe_io_error_detected(struct pci_dev *pdev,
b4617240 7008 pci_channel_state_t state)
9a799d71
AK		 7009{
7010 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 7011 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 7012
7013 netif_device_detach(netdev);
7014
3044b8d1
BL		 7015 if (state == pci_channel_io_perm_failure)
7016 return PCI_ERS_RESULT_DISCONNECT;
7017
9a799d71
AK		 7018 if (netif_running(netdev))
7019 ixgbe_down(adapter);
7020 pci_disable_device(pdev);
7021
b4617240 7022 /* Request a slot reset. */
9a799d71
AK		 7023 return PCI_ERS_RESULT_NEED_RESET;
7024}
7025
7026/**
7027 * ixgbe_io_slot_reset - called after the pci bus has been reset.
7028 * @pdev: Pointer to PCI device
7029 *
7030 * Restart the card from scratch, as if from a cold-boot.
7031 */
7032static pci_ers_result_t ixgbe_io_slot_reset(struct pci_dev *pdev)
7033{
7034 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 7035 struct ixgbe_adapter *adapter = netdev_priv(netdev);
6fabd715
PWJ		 7036 pci_ers_result_t result;
7037 int err;
9a799d71 7038
9ce77666 7039 if (pci_enable_device_mem(pdev)) {
396e799c 7040 e_err(probe, "Cannot re-enable PCI device after reset.\n");
6fabd715
PWJ		 7041 result = PCI_ERS_RESULT_DISCONNECT;
7042 } else {
7043 pci_set_master(pdev);
7044 pci_restore_state(pdev);
c0e1f68b 7045 pci_save_state(pdev);
9a799d71 7046
dd4d8ca6 7047 pci_wake_from_d3(pdev, false);
9a799d71 7048
6fabd715 7049 ixgbe_reset(adapter);
88512539 7050 IXGBE_WRITE_REG(&adapter->hw, IXGBE_WUS, ~0);
6fabd715
PWJ		 7051 result = PCI_ERS_RESULT_RECOVERED;
7052 }
7053
7054 err = pci_cleanup_aer_uncorrect_error_status(pdev);
7055 if (err) {
849c4542
ET		 7056 e_dev_err("pci_cleanup_aer_uncorrect_error_status "
7057 "failed 0x%0x\n", err);
6fabd715
PWJ		 7058 /* non-fatal, continue */
7059 }
9a799d71 7060
6fabd715 7061 return result;
9a799d71
AK		 7062}
7063
7064/**
7065 * ixgbe_io_resume - called when traffic can start flowing again.
7066 * @pdev: Pointer to PCI device
7067 *
7068 * This callback is called when the error recovery driver tells us that
7069 * its OK to resume normal operation.
7070 */
7071static void ixgbe_io_resume(struct pci_dev *pdev)
7072{
7073 struct net_device *netdev = pci_get_drvdata(pdev);
454d7c9b 7074 struct ixgbe_adapter *adapter = netdev_priv(netdev);
9a799d71
AK		 7075
7076 if (netif_running(netdev)) {
7077 if (ixgbe_up(adapter)) {
396e799c 7078 e_info(probe, "ixgbe_up failed after reset\n");
9a799d71
AK		 7079 return;
7080 }
7081 }
7082
7083 netif_device_attach(netdev);
9a799d71
AK		 7084}
7085
7086static struct pci_error_handlers ixgbe_err_handler = {
7087 .error_detected = ixgbe_io_error_detected,
7088 .slot_reset = ixgbe_io_slot_reset,
7089 .resume = ixgbe_io_resume,
7090};
7091
7092static struct pci_driver ixgbe_driver = {
7093 .name = ixgbe_driver_name,
7094 .id_table = ixgbe_pci_tbl,
7095 .probe = ixgbe_probe,
7096 .remove = __devexit_p(ixgbe_remove),
7097#ifdef CONFIG_PM
7098 .suspend = ixgbe_suspend,
7099 .resume = ixgbe_resume,
7100#endif
7101 .shutdown = ixgbe_shutdown,
7102 .err_handler = &ixgbe_err_handler
7103};
7104
7105/**
7106 * ixgbe_init_module - Driver Registration Routine
7107 *
7108 * ixgbe_init_module is the first routine called when the driver is
7109 * loaded. All it does is register with the PCI subsystem.
7110 **/
7111static int __init ixgbe_init_module(void)
7112{
7113 int ret;
849c4542
ET		 7114 pr_info("%s - version %s\n", ixgbe_driver_string,
7115 ixgbe_driver_version);
7116 pr_info("%s\n", ixgbe_copyright);
9a799d71 7117
5dd2d332 7118#ifdef CONFIG_IXGBE_DCA
bd0362dd 7119 dca_register_notify(&dca_notifier);
bd0362dd 7120#endif
5dd2d332 7121
9a799d71
AK		 7122 ret = pci_register_driver(&ixgbe_driver);
7123 return ret;
7124}
b4617240 7125
9a799d71
AK		 7126module_init(ixgbe_init_module);
7127
7128/**
7129 * ixgbe_exit_module - Driver Exit Cleanup Routine
7130 *
7131 * ixgbe_exit_module is called just before the driver is removed
7132 * from memory.
7133 **/
7134static void __exit ixgbe_exit_module(void)
7135{
5dd2d332 7136#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 7137 dca_unregister_notify(&dca_notifier);
7138#endif
9a799d71
AK		 7139 pci_unregister_driver(&ixgbe_driver);
7140}
bd0362dd 7141
5dd2d332 7142#ifdef CONFIG_IXGBE_DCA
bd0362dd 7143static int ixgbe_notify_dca(struct notifier_block *nb, unsigned long event,
b4617240 7144 void *p)
bd0362dd
JC		 7145{
7146 int ret_val;
7147
7148 ret_val = driver_for_each_device(&ixgbe_driver.driver, NULL, &event,
b4617240 7149 __ixgbe_notify_dca);
bd0362dd
JC		 7150
7151 return ret_val ? NOTIFY_BAD : NOTIFY_DONE;
7152}
b453368d 7153
5dd2d332 7154#endif /* CONFIG_IXGBE_DCA */
849c4542 7155
b453368d 7156/**
849c4542 7157 * ixgbe_get_hw_dev return device
b453368d
AD		 7158 * used by hardware layer to print debugging information
7159 **/
849c4542 7160struct net_device *ixgbe_get_hw_dev(struct ixgbe_hw *hw)
b453368d
AD		 7161{
7162 struct ixgbe_adapter *adapter = hw->back;
849c4542 7163 return adapter->netdev;
b453368d 7164}
bd0362dd 7165
9a799d71
AK		 7166module_exit(ixgbe_exit_module);
7167
7168/* ixgbe_main.c */
Linux 6.x block layer and io_uring tree(s)