Commit | Line | Data |
---|---|---|
c0752f2b KH |
1 | /* |
2 | * Copyright (c) 2017, Mellanox Technologies, Ltd. All rights reserved. | |
3 | * | |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
69c1280b | 33 | #include "lib/mlx5.h" |
c0752f2b | 34 | #include "en.h" |
e185d43f | 35 | #include "en_accel/ipsec.h" |
43585a41 | 36 | #include "en_accel/tls.h" |
c0752f2b KH |
37 | |
38 | static const struct counter_desc sw_stats_desc[] = { | |
39 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_packets) }, | |
40 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_bytes) }, | |
41 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_packets) }, | |
42 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_bytes) }, | |
43 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_tso_packets) }, | |
44 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_tso_bytes) }, | |
45 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_tso_inner_packets) }, | |
46 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_tso_inner_bytes) }, | |
f24686e8 | 47 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_added_vlan_packets) }, |
2ad9ecdb | 48 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_nop) }, |
bf239741 IL |
49 | |
50 | #ifdef CONFIG_MLX5_EN_TLS | |
51 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_tls_ooo) }, | |
52 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_tls_resync_bytes) }, | |
53 | #endif | |
54 | ||
c0752f2b KH |
55 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_lro_packets) }, |
56 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_lro_bytes) }, | |
f007c13d | 57 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_ecn_mark) }, |
f24686e8 | 58 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_removed_vlan_packets) }, |
c0752f2b KH |
59 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_csum_unnecessary) }, |
60 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_csum_none) }, | |
61 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_csum_complete) }, | |
62 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_csum_unnecessary_inner) }, | |
63 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_xdp_drop) }, | |
86690b4b | 64 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_xdp_redirect) }, |
890388ad | 65 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_xdp_tx_xmit) }, |
c0752f2b | 66 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_xdp_tx_full) }, |
890388ad TT |
67 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_xdp_tx_err) }, |
68 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_xdp_tx_cqe) }, | |
c0752f2b KH |
69 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_csum_none) }, |
70 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_csum_partial) }, | |
71 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_csum_partial_inner) }, | |
72 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_queue_stopped) }, | |
c0752f2b KH |
73 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_queue_dropped) }, |
74 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_xmit_more) }, | |
db75373c | 75 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_recover) }, |
86155656 | 76 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_cqes) }, |
f65a59ff | 77 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_queue_wake) }, |
bc5a7ccd | 78 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_udp_seg_rem) }, |
f65a59ff | 79 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_cqe_err) }, |
58b99ee3 TT |
80 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_xdp_xmit) }, |
81 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_xdp_full) }, | |
82 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_xdp_err) }, | |
83 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, tx_xdp_cqes) }, | |
c0752f2b | 84 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_wqe_err) }, |
b71ba6b4 TT |
85 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_mpwqe_filler_cqes) }, |
86 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_mpwqe_filler_strides) }, | |
0073c8f7 | 87 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_oversize_pkts_sw_drop) }, |
c0752f2b KH |
88 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_buff_alloc_err) }, |
89 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_cqe_compress_blks) }, | |
90 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_cqe_compress_pkts) }, | |
91 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_page_reuse) }, | |
92 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_cache_reuse) }, | |
93 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_cache_full) }, | |
94 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_cache_empty) }, | |
95 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_cache_busy) }, | |
96 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_cache_waive) }, | |
dc983f0e | 97 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_congst_umr) }, |
94563847 | 98 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, rx_arfs_err) }, |
a1bf74dc | 99 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, ch_events) }, |
2d7103c8 TT |
100 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, ch_poll) }, |
101 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, ch_arm) }, | |
102 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, ch_aff_change) }, | |
57d689a8 | 103 | { MLX5E_DECLARE_STAT(struct mlx5e_sw_stats, ch_eq_rearm) }, |
c0752f2b KH |
104 | }; |
105 | ||
106 | #define NUM_SW_COUNTERS ARRAY_SIZE(sw_stats_desc) | |
107 | ||
108 | static int mlx5e_grp_sw_get_num_stats(struct mlx5e_priv *priv) | |
109 | { | |
110 | return NUM_SW_COUNTERS; | |
111 | } | |
112 | ||
113 | static int mlx5e_grp_sw_fill_strings(struct mlx5e_priv *priv, u8 *data, int idx) | |
114 | { | |
115 | int i; | |
116 | ||
117 | for (i = 0; i < NUM_SW_COUNTERS; i++) | |
118 | strcpy(data + (idx++) * ETH_GSTRING_LEN, sw_stats_desc[i].format); | |
119 | return idx; | |
120 | } | |
121 | ||
122 | static int mlx5e_grp_sw_fill_stats(struct mlx5e_priv *priv, u64 *data, int idx) | |
123 | { | |
124 | int i; | |
125 | ||
126 | for (i = 0; i < NUM_SW_COUNTERS; i++) | |
127 | data[idx++] = MLX5E_READ_CTR64_CPU(&priv->stats.sw, sw_stats_desc, i); | |
128 | return idx; | |
129 | } | |
130 | ||
868a01a2 | 131 | void mlx5e_grp_sw_update_stats(struct mlx5e_priv *priv) |
19386177 KH |
132 | { |
133 | struct mlx5e_sw_stats temp, *s = &temp; | |
05909bab | 134 | int i; |
19386177 KH |
135 | |
136 | memset(s, 0, sizeof(*s)); | |
19386177 | 137 | |
779d986d | 138 | for (i = 0; i < mlx5e_get_netdev_max_channels(priv->netdev); i++) { |
05909bab EBE |
139 | struct mlx5e_channel_stats *channel_stats = |
140 | &priv->channel_stats[i]; | |
58b99ee3 | 141 | struct mlx5e_xdpsq_stats *xdpsq_red_stats = &channel_stats->xdpsq; |
890388ad | 142 | struct mlx5e_xdpsq_stats *xdpsq_stats = &channel_stats->rq_xdpsq; |
05909bab EBE |
143 | struct mlx5e_rq_stats *rq_stats = &channel_stats->rq; |
144 | struct mlx5e_ch_stats *ch_stats = &channel_stats->ch; | |
145 | int j; | |
19386177 KH |
146 | |
147 | s->rx_packets += rq_stats->packets; | |
148 | s->rx_bytes += rq_stats->bytes; | |
149 | s->rx_lro_packets += rq_stats->lro_packets; | |
150 | s->rx_lro_bytes += rq_stats->lro_bytes; | |
f007c13d | 151 | s->rx_ecn_mark += rq_stats->ecn_mark; |
19386177 KH |
152 | s->rx_removed_vlan_packets += rq_stats->removed_vlan_packets; |
153 | s->rx_csum_none += rq_stats->csum_none; | |
154 | s->rx_csum_complete += rq_stats->csum_complete; | |
155 | s->rx_csum_unnecessary += rq_stats->csum_unnecessary; | |
156 | s->rx_csum_unnecessary_inner += rq_stats->csum_unnecessary_inner; | |
890388ad | 157 | s->rx_xdp_drop += rq_stats->xdp_drop; |
86690b4b | 158 | s->rx_xdp_redirect += rq_stats->xdp_redirect; |
890388ad TT |
159 | s->rx_xdp_tx_xmit += xdpsq_stats->xmit; |
160 | s->rx_xdp_tx_full += xdpsq_stats->full; | |
161 | s->rx_xdp_tx_err += xdpsq_stats->err; | |
162 | s->rx_xdp_tx_cqe += xdpsq_stats->cqes; | |
19386177 | 163 | s->rx_wqe_err += rq_stats->wqe_err; |
b71ba6b4 TT |
164 | s->rx_mpwqe_filler_cqes += rq_stats->mpwqe_filler_cqes; |
165 | s->rx_mpwqe_filler_strides += rq_stats->mpwqe_filler_strides; | |
0073c8f7 | 166 | s->rx_oversize_pkts_sw_drop += rq_stats->oversize_pkts_sw_drop; |
19386177 KH |
167 | s->rx_buff_alloc_err += rq_stats->buff_alloc_err; |
168 | s->rx_cqe_compress_blks += rq_stats->cqe_compress_blks; | |
169 | s->rx_cqe_compress_pkts += rq_stats->cqe_compress_pkts; | |
170 | s->rx_page_reuse += rq_stats->page_reuse; | |
171 | s->rx_cache_reuse += rq_stats->cache_reuse; | |
172 | s->rx_cache_full += rq_stats->cache_full; | |
173 | s->rx_cache_empty += rq_stats->cache_empty; | |
174 | s->rx_cache_busy += rq_stats->cache_busy; | |
175 | s->rx_cache_waive += rq_stats->cache_waive; | |
dc983f0e | 176 | s->rx_congst_umr += rq_stats->congst_umr; |
94563847 | 177 | s->rx_arfs_err += rq_stats->arfs_err; |
a1bf74dc | 178 | s->ch_events += ch_stats->events; |
2d7103c8 TT |
179 | s->ch_poll += ch_stats->poll; |
180 | s->ch_arm += ch_stats->arm; | |
181 | s->ch_aff_change += ch_stats->aff_change; | |
890388ad | 182 | s->ch_eq_rearm += ch_stats->eq_rearm; |
58b99ee3 TT |
183 | /* xdp redirect */ |
184 | s->tx_xdp_xmit += xdpsq_red_stats->xmit; | |
185 | s->tx_xdp_full += xdpsq_red_stats->full; | |
186 | s->tx_xdp_err += xdpsq_red_stats->err; | |
187 | s->tx_xdp_cqes += xdpsq_red_stats->cqes; | |
19386177 | 188 | |
05909bab EBE |
189 | for (j = 0; j < priv->max_opened_tc; j++) { |
190 | struct mlx5e_sq_stats *sq_stats = &channel_stats->sq[j]; | |
19386177 KH |
191 | |
192 | s->tx_packets += sq_stats->packets; | |
193 | s->tx_bytes += sq_stats->bytes; | |
194 | s->tx_tso_packets += sq_stats->tso_packets; | |
195 | s->tx_tso_bytes += sq_stats->tso_bytes; | |
196 | s->tx_tso_inner_packets += sq_stats->tso_inner_packets; | |
197 | s->tx_tso_inner_bytes += sq_stats->tso_inner_bytes; | |
198 | s->tx_added_vlan_packets += sq_stats->added_vlan_packets; | |
2ad9ecdb | 199 | s->tx_nop += sq_stats->nop; |
19386177 KH |
200 | s->tx_queue_stopped += sq_stats->stopped; |
201 | s->tx_queue_wake += sq_stats->wake; | |
bc5a7ccd | 202 | s->tx_udp_seg_rem += sq_stats->udp_seg_rem; |
19386177 | 203 | s->tx_queue_dropped += sq_stats->dropped; |
16cc14d8 | 204 | s->tx_cqe_err += sq_stats->cqe_err; |
db75373c | 205 | s->tx_recover += sq_stats->recover; |
19386177 KH |
206 | s->tx_xmit_more += sq_stats->xmit_more; |
207 | s->tx_csum_partial_inner += sq_stats->csum_partial_inner; | |
208 | s->tx_csum_none += sq_stats->csum_none; | |
209 | s->tx_csum_partial += sq_stats->csum_partial; | |
bf239741 IL |
210 | #ifdef CONFIG_MLX5_EN_TLS |
211 | s->tx_tls_ooo += sq_stats->tls_ooo; | |
212 | s->tx_tls_resync_bytes += sq_stats->tls_resync_bytes; | |
213 | #endif | |
86155656 | 214 | s->tx_cqes += sq_stats->cqes; |
19386177 KH |
215 | } |
216 | } | |
217 | ||
19386177 KH |
218 | memcpy(&priv->stats.sw, s, sizeof(*s)); |
219 | } | |
220 | ||
fd8dcdb8 KH |
221 | static const struct counter_desc q_stats_desc[] = { |
222 | { MLX5E_DECLARE_STAT(struct mlx5e_qcounter_stats, rx_out_of_buffer) }, | |
223 | }; | |
224 | ||
7cbaf9a3 MS |
225 | static const struct counter_desc drop_rq_stats_desc[] = { |
226 | { MLX5E_DECLARE_STAT(struct mlx5e_qcounter_stats, rx_if_down_packets) }, | |
227 | }; | |
228 | ||
fd8dcdb8 | 229 | #define NUM_Q_COUNTERS ARRAY_SIZE(q_stats_desc) |
7cbaf9a3 | 230 | #define NUM_DROP_RQ_COUNTERS ARRAY_SIZE(drop_rq_stats_desc) |
fd8dcdb8 KH |
231 | |
232 | static int mlx5e_grp_q_get_num_stats(struct mlx5e_priv *priv) | |
233 | { | |
7cbaf9a3 MS |
234 | int num_stats = 0; |
235 | ||
236 | if (priv->q_counter) | |
237 | num_stats += NUM_Q_COUNTERS; | |
238 | ||
239 | if (priv->drop_rq_q_counter) | |
240 | num_stats += NUM_DROP_RQ_COUNTERS; | |
241 | ||
242 | return num_stats; | |
fd8dcdb8 KH |
243 | } |
244 | ||
245 | static int mlx5e_grp_q_fill_strings(struct mlx5e_priv *priv, u8 *data, int idx) | |
246 | { | |
247 | int i; | |
248 | ||
249 | for (i = 0; i < NUM_Q_COUNTERS && priv->q_counter; i++) | |
7cbaf9a3 MS |
250 | strcpy(data + (idx++) * ETH_GSTRING_LEN, |
251 | q_stats_desc[i].format); | |
252 | ||
253 | for (i = 0; i < NUM_DROP_RQ_COUNTERS && priv->drop_rq_q_counter; i++) | |
254 | strcpy(data + (idx++) * ETH_GSTRING_LEN, | |
255 | drop_rq_stats_desc[i].format); | |
256 | ||
fd8dcdb8 KH |
257 | return idx; |
258 | } | |
259 | ||
260 | static int mlx5e_grp_q_fill_stats(struct mlx5e_priv *priv, u64 *data, int idx) | |
261 | { | |
262 | int i; | |
263 | ||
264 | for (i = 0; i < NUM_Q_COUNTERS && priv->q_counter; i++) | |
7cbaf9a3 MS |
265 | data[idx++] = MLX5E_READ_CTR32_CPU(&priv->stats.qcnt, |
266 | q_stats_desc, i); | |
267 | for (i = 0; i < NUM_DROP_RQ_COUNTERS && priv->drop_rq_q_counter; i++) | |
268 | data[idx++] = MLX5E_READ_CTR32_CPU(&priv->stats.qcnt, | |
269 | drop_rq_stats_desc, i); | |
fd8dcdb8 KH |
270 | return idx; |
271 | } | |
272 | ||
19386177 KH |
273 | static void mlx5e_grp_q_update_stats(struct mlx5e_priv *priv) |
274 | { | |
275 | struct mlx5e_qcounter_stats *qcnt = &priv->stats.qcnt; | |
276 | u32 out[MLX5_ST_SZ_DW(query_q_counter_out)]; | |
19386177 | 277 | |
7cbaf9a3 MS |
278 | if (priv->q_counter && |
279 | !mlx5_core_query_q_counter(priv->mdev, priv->q_counter, 0, out, | |
280 | sizeof(out))) | |
281 | qcnt->rx_out_of_buffer = MLX5_GET(query_q_counter_out, | |
282 | out, out_of_buffer); | |
283 | if (priv->drop_rq_q_counter && | |
284 | !mlx5_core_query_q_counter(priv->mdev, priv->drop_rq_q_counter, 0, | |
285 | out, sizeof(out))) | |
286 | qcnt->rx_if_down_packets = MLX5_GET(query_q_counter_out, out, | |
287 | out_of_buffer); | |
19386177 KH |
288 | } |
289 | ||
5c298143 MS |
290 | #define VNIC_ENV_OFF(c) MLX5_BYTE_OFF(query_vnic_env_out, c) |
291 | static const struct counter_desc vnic_env_stats_desc[] = { | |
292 | { "rx_steer_missed_packets", | |
293 | VNIC_ENV_OFF(vport_env.nic_receive_steering_discard) }, | |
294 | }; | |
295 | ||
296 | #define NUM_VNIC_ENV_COUNTERS ARRAY_SIZE(vnic_env_stats_desc) | |
297 | ||
298 | static int mlx5e_grp_vnic_env_get_num_stats(struct mlx5e_priv *priv) | |
299 | { | |
300 | return MLX5_CAP_GEN(priv->mdev, nic_receive_steering_discard) ? | |
301 | NUM_VNIC_ENV_COUNTERS : 0; | |
302 | } | |
303 | ||
304 | static int mlx5e_grp_vnic_env_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
305 | int idx) | |
306 | { | |
307 | int i; | |
308 | ||
309 | if (!MLX5_CAP_GEN(priv->mdev, nic_receive_steering_discard)) | |
310 | return idx; | |
311 | ||
312 | for (i = 0; i < NUM_VNIC_ENV_COUNTERS; i++) | |
313 | strcpy(data + (idx++) * ETH_GSTRING_LEN, | |
314 | vnic_env_stats_desc[i].format); | |
315 | return idx; | |
316 | } | |
317 | ||
318 | static int mlx5e_grp_vnic_env_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
319 | int idx) | |
320 | { | |
321 | int i; | |
322 | ||
323 | if (!MLX5_CAP_GEN(priv->mdev, nic_receive_steering_discard)) | |
324 | return idx; | |
325 | ||
326 | for (i = 0; i < NUM_VNIC_ENV_COUNTERS; i++) | |
327 | data[idx++] = MLX5E_READ_CTR64_BE(priv->stats.vnic.query_vnic_env_out, | |
328 | vnic_env_stats_desc, i); | |
329 | return idx; | |
330 | } | |
331 | ||
332 | static void mlx5e_grp_vnic_env_update_stats(struct mlx5e_priv *priv) | |
333 | { | |
334 | u32 *out = (u32 *)priv->stats.vnic.query_vnic_env_out; | |
335 | int outlen = MLX5_ST_SZ_BYTES(query_vnic_env_out); | |
336 | u32 in[MLX5_ST_SZ_DW(query_vnic_env_in)] = {0}; | |
337 | struct mlx5_core_dev *mdev = priv->mdev; | |
338 | ||
339 | if (!MLX5_CAP_GEN(priv->mdev, nic_receive_steering_discard)) | |
340 | return; | |
341 | ||
342 | MLX5_SET(query_vnic_env_in, in, opcode, | |
343 | MLX5_CMD_OP_QUERY_VNIC_ENV); | |
344 | MLX5_SET(query_vnic_env_in, in, op_mod, 0); | |
345 | MLX5_SET(query_vnic_env_in, in, other_vport, 0); | |
346 | mlx5_cmd_exec(mdev, in, sizeof(in), out, outlen); | |
347 | } | |
348 | ||
40cab9f1 KH |
349 | #define VPORT_COUNTER_OFF(c) MLX5_BYTE_OFF(query_vport_counter_out, c) |
350 | static const struct counter_desc vport_stats_desc[] = { | |
351 | { "rx_vport_unicast_packets", | |
352 | VPORT_COUNTER_OFF(received_eth_unicast.packets) }, | |
353 | { "rx_vport_unicast_bytes", | |
354 | VPORT_COUNTER_OFF(received_eth_unicast.octets) }, | |
355 | { "tx_vport_unicast_packets", | |
356 | VPORT_COUNTER_OFF(transmitted_eth_unicast.packets) }, | |
357 | { "tx_vport_unicast_bytes", | |
358 | VPORT_COUNTER_OFF(transmitted_eth_unicast.octets) }, | |
359 | { "rx_vport_multicast_packets", | |
360 | VPORT_COUNTER_OFF(received_eth_multicast.packets) }, | |
361 | { "rx_vport_multicast_bytes", | |
362 | VPORT_COUNTER_OFF(received_eth_multicast.octets) }, | |
363 | { "tx_vport_multicast_packets", | |
364 | VPORT_COUNTER_OFF(transmitted_eth_multicast.packets) }, | |
365 | { "tx_vport_multicast_bytes", | |
366 | VPORT_COUNTER_OFF(transmitted_eth_multicast.octets) }, | |
367 | { "rx_vport_broadcast_packets", | |
368 | VPORT_COUNTER_OFF(received_eth_broadcast.packets) }, | |
369 | { "rx_vport_broadcast_bytes", | |
370 | VPORT_COUNTER_OFF(received_eth_broadcast.octets) }, | |
371 | { "tx_vport_broadcast_packets", | |
372 | VPORT_COUNTER_OFF(transmitted_eth_broadcast.packets) }, | |
373 | { "tx_vport_broadcast_bytes", | |
374 | VPORT_COUNTER_OFF(transmitted_eth_broadcast.octets) }, | |
375 | { "rx_vport_rdma_unicast_packets", | |
376 | VPORT_COUNTER_OFF(received_ib_unicast.packets) }, | |
377 | { "rx_vport_rdma_unicast_bytes", | |
378 | VPORT_COUNTER_OFF(received_ib_unicast.octets) }, | |
379 | { "tx_vport_rdma_unicast_packets", | |
380 | VPORT_COUNTER_OFF(transmitted_ib_unicast.packets) }, | |
381 | { "tx_vport_rdma_unicast_bytes", | |
382 | VPORT_COUNTER_OFF(transmitted_ib_unicast.octets) }, | |
383 | { "rx_vport_rdma_multicast_packets", | |
384 | VPORT_COUNTER_OFF(received_ib_multicast.packets) }, | |
385 | { "rx_vport_rdma_multicast_bytes", | |
386 | VPORT_COUNTER_OFF(received_ib_multicast.octets) }, | |
387 | { "tx_vport_rdma_multicast_packets", | |
388 | VPORT_COUNTER_OFF(transmitted_ib_multicast.packets) }, | |
389 | { "tx_vport_rdma_multicast_bytes", | |
390 | VPORT_COUNTER_OFF(transmitted_ib_multicast.octets) }, | |
391 | }; | |
392 | ||
393 | #define NUM_VPORT_COUNTERS ARRAY_SIZE(vport_stats_desc) | |
394 | ||
395 | static int mlx5e_grp_vport_get_num_stats(struct mlx5e_priv *priv) | |
396 | { | |
397 | return NUM_VPORT_COUNTERS; | |
398 | } | |
399 | ||
400 | static int mlx5e_grp_vport_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
401 | int idx) | |
402 | { | |
403 | int i; | |
404 | ||
405 | for (i = 0; i < NUM_VPORT_COUNTERS; i++) | |
406 | strcpy(data + (idx++) * ETH_GSTRING_LEN, vport_stats_desc[i].format); | |
407 | return idx; | |
408 | } | |
409 | ||
410 | static int mlx5e_grp_vport_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
411 | int idx) | |
412 | { | |
413 | int i; | |
414 | ||
415 | for (i = 0; i < NUM_VPORT_COUNTERS; i++) | |
416 | data[idx++] = MLX5E_READ_CTR64_BE(priv->stats.vport.query_vport_out, | |
417 | vport_stats_desc, i); | |
418 | return idx; | |
419 | } | |
420 | ||
19386177 KH |
421 | static void mlx5e_grp_vport_update_stats(struct mlx5e_priv *priv) |
422 | { | |
423 | int outlen = MLX5_ST_SZ_BYTES(query_vport_counter_out); | |
424 | u32 *out = (u32 *)priv->stats.vport.query_vport_out; | |
425 | u32 in[MLX5_ST_SZ_DW(query_vport_counter_in)] = {0}; | |
426 | struct mlx5_core_dev *mdev = priv->mdev; | |
427 | ||
428 | MLX5_SET(query_vport_counter_in, in, opcode, MLX5_CMD_OP_QUERY_VPORT_COUNTER); | |
429 | MLX5_SET(query_vport_counter_in, in, op_mod, 0); | |
430 | MLX5_SET(query_vport_counter_in, in, other_vport, 0); | |
431 | mlx5_cmd_exec(mdev, in, sizeof(in), out, outlen); | |
432 | } | |
433 | ||
6e6ef814 KH |
434 | #define PPORT_802_3_OFF(c) \ |
435 | MLX5_BYTE_OFF(ppcnt_reg, \ | |
436 | counter_set.eth_802_3_cntrs_grp_data_layout.c##_high) | |
437 | static const struct counter_desc pport_802_3_stats_desc[] = { | |
438 | { "tx_packets_phy", PPORT_802_3_OFF(a_frames_transmitted_ok) }, | |
439 | { "rx_packets_phy", PPORT_802_3_OFF(a_frames_received_ok) }, | |
440 | { "rx_crc_errors_phy", PPORT_802_3_OFF(a_frame_check_sequence_errors) }, | |
441 | { "tx_bytes_phy", PPORT_802_3_OFF(a_octets_transmitted_ok) }, | |
442 | { "rx_bytes_phy", PPORT_802_3_OFF(a_octets_received_ok) }, | |
443 | { "tx_multicast_phy", PPORT_802_3_OFF(a_multicast_frames_xmitted_ok) }, | |
444 | { "tx_broadcast_phy", PPORT_802_3_OFF(a_broadcast_frames_xmitted_ok) }, | |
445 | { "rx_multicast_phy", PPORT_802_3_OFF(a_multicast_frames_received_ok) }, | |
446 | { "rx_broadcast_phy", PPORT_802_3_OFF(a_broadcast_frames_received_ok) }, | |
447 | { "rx_in_range_len_errors_phy", PPORT_802_3_OFF(a_in_range_length_errors) }, | |
448 | { "rx_out_of_range_len_phy", PPORT_802_3_OFF(a_out_of_range_length_field) }, | |
449 | { "rx_oversize_pkts_phy", PPORT_802_3_OFF(a_frame_too_long_errors) }, | |
450 | { "rx_symbol_err_phy", PPORT_802_3_OFF(a_symbol_error_during_carrier) }, | |
451 | { "tx_mac_control_phy", PPORT_802_3_OFF(a_mac_control_frames_transmitted) }, | |
452 | { "rx_mac_control_phy", PPORT_802_3_OFF(a_mac_control_frames_received) }, | |
453 | { "rx_unsupported_op_phy", PPORT_802_3_OFF(a_unsupported_opcodes_received) }, | |
454 | { "rx_pause_ctrl_phy", PPORT_802_3_OFF(a_pause_mac_ctrl_frames_received) }, | |
455 | { "tx_pause_ctrl_phy", PPORT_802_3_OFF(a_pause_mac_ctrl_frames_transmitted) }, | |
456 | }; | |
457 | ||
458 | #define NUM_PPORT_802_3_COUNTERS ARRAY_SIZE(pport_802_3_stats_desc) | |
459 | ||
460 | static int mlx5e_grp_802_3_get_num_stats(struct mlx5e_priv *priv) | |
461 | { | |
462 | return NUM_PPORT_802_3_COUNTERS; | |
463 | } | |
464 | ||
465 | static int mlx5e_grp_802_3_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
466 | int idx) | |
467 | { | |
468 | int i; | |
469 | ||
470 | for (i = 0; i < NUM_PPORT_802_3_COUNTERS; i++) | |
471 | strcpy(data + (idx++) * ETH_GSTRING_LEN, pport_802_3_stats_desc[i].format); | |
472 | return idx; | |
473 | } | |
474 | ||
475 | static int mlx5e_grp_802_3_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
476 | int idx) | |
477 | { | |
478 | int i; | |
479 | ||
480 | for (i = 0; i < NUM_PPORT_802_3_COUNTERS; i++) | |
481 | data[idx++] = MLX5E_READ_CTR64_BE(&priv->stats.pport.IEEE_802_3_counters, | |
482 | pport_802_3_stats_desc, i); | |
483 | return idx; | |
484 | } | |
485 | ||
75370eb0 ED |
486 | #define MLX5_BASIC_PPCNT_SUPPORTED(mdev) \ |
487 | (MLX5_CAP_GEN(mdev, pcam_reg) ? MLX5_CAP_PCAM_REG(mdev, ppcnt) : 1) | |
488 | ||
d9ee0491 | 489 | void mlx5e_grp_802_3_update_stats(struct mlx5e_priv *priv) |
19386177 KH |
490 | { |
491 | struct mlx5e_pport_stats *pstats = &priv->stats.pport; | |
492 | struct mlx5_core_dev *mdev = priv->mdev; | |
493 | u32 in[MLX5_ST_SZ_DW(ppcnt_reg)] = {0}; | |
494 | int sz = MLX5_ST_SZ_BYTES(ppcnt_reg); | |
495 | void *out; | |
496 | ||
75370eb0 ED |
497 | if (!MLX5_BASIC_PPCNT_SUPPORTED(mdev)) |
498 | return; | |
499 | ||
19386177 KH |
500 | MLX5_SET(ppcnt_reg, in, local_port, 1); |
501 | out = pstats->IEEE_802_3_counters; | |
502 | MLX5_SET(ppcnt_reg, in, grp, MLX5_IEEE_802_3_COUNTERS_GROUP); | |
503 | mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0); | |
504 | } | |
505 | ||
fc8e64a3 KH |
506 | #define PPORT_2863_OFF(c) \ |
507 | MLX5_BYTE_OFF(ppcnt_reg, \ | |
508 | counter_set.eth_2863_cntrs_grp_data_layout.c##_high) | |
509 | static const struct counter_desc pport_2863_stats_desc[] = { | |
510 | { "rx_discards_phy", PPORT_2863_OFF(if_in_discards) }, | |
511 | { "tx_discards_phy", PPORT_2863_OFF(if_out_discards) }, | |
512 | { "tx_errors_phy", PPORT_2863_OFF(if_out_errors) }, | |
513 | }; | |
514 | ||
515 | #define NUM_PPORT_2863_COUNTERS ARRAY_SIZE(pport_2863_stats_desc) | |
516 | ||
517 | static int mlx5e_grp_2863_get_num_stats(struct mlx5e_priv *priv) | |
518 | { | |
519 | return NUM_PPORT_2863_COUNTERS; | |
520 | } | |
521 | ||
522 | static int mlx5e_grp_2863_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
523 | int idx) | |
524 | { | |
525 | int i; | |
526 | ||
527 | for (i = 0; i < NUM_PPORT_2863_COUNTERS; i++) | |
528 | strcpy(data + (idx++) * ETH_GSTRING_LEN, pport_2863_stats_desc[i].format); | |
529 | return idx; | |
530 | } | |
531 | ||
532 | static int mlx5e_grp_2863_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
533 | int idx) | |
534 | { | |
535 | int i; | |
536 | ||
537 | for (i = 0; i < NUM_PPORT_2863_COUNTERS; i++) | |
538 | data[idx++] = MLX5E_READ_CTR64_BE(&priv->stats.pport.RFC_2863_counters, | |
539 | pport_2863_stats_desc, i); | |
540 | return idx; | |
541 | } | |
542 | ||
19386177 KH |
543 | static void mlx5e_grp_2863_update_stats(struct mlx5e_priv *priv) |
544 | { | |
545 | struct mlx5e_pport_stats *pstats = &priv->stats.pport; | |
546 | struct mlx5_core_dev *mdev = priv->mdev; | |
547 | u32 in[MLX5_ST_SZ_DW(ppcnt_reg)] = {0}; | |
548 | int sz = MLX5_ST_SZ_BYTES(ppcnt_reg); | |
549 | void *out; | |
550 | ||
551 | MLX5_SET(ppcnt_reg, in, local_port, 1); | |
552 | out = pstats->RFC_2863_counters; | |
553 | MLX5_SET(ppcnt_reg, in, grp, MLX5_RFC_2863_COUNTERS_GROUP); | |
554 | mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0); | |
555 | } | |
556 | ||
e0e0def9 KH |
557 | #define PPORT_2819_OFF(c) \ |
558 | MLX5_BYTE_OFF(ppcnt_reg, \ | |
559 | counter_set.eth_2819_cntrs_grp_data_layout.c##_high) | |
560 | static const struct counter_desc pport_2819_stats_desc[] = { | |
561 | { "rx_undersize_pkts_phy", PPORT_2819_OFF(ether_stats_undersize_pkts) }, | |
562 | { "rx_fragments_phy", PPORT_2819_OFF(ether_stats_fragments) }, | |
563 | { "rx_jabbers_phy", PPORT_2819_OFF(ether_stats_jabbers) }, | |
564 | { "rx_64_bytes_phy", PPORT_2819_OFF(ether_stats_pkts64octets) }, | |
565 | { "rx_65_to_127_bytes_phy", PPORT_2819_OFF(ether_stats_pkts65to127octets) }, | |
566 | { "rx_128_to_255_bytes_phy", PPORT_2819_OFF(ether_stats_pkts128to255octets) }, | |
567 | { "rx_256_to_511_bytes_phy", PPORT_2819_OFF(ether_stats_pkts256to511octets) }, | |
568 | { "rx_512_to_1023_bytes_phy", PPORT_2819_OFF(ether_stats_pkts512to1023octets) }, | |
569 | { "rx_1024_to_1518_bytes_phy", PPORT_2819_OFF(ether_stats_pkts1024to1518octets) }, | |
570 | { "rx_1519_to_2047_bytes_phy", PPORT_2819_OFF(ether_stats_pkts1519to2047octets) }, | |
571 | { "rx_2048_to_4095_bytes_phy", PPORT_2819_OFF(ether_stats_pkts2048to4095octets) }, | |
572 | { "rx_4096_to_8191_bytes_phy", PPORT_2819_OFF(ether_stats_pkts4096to8191octets) }, | |
573 | { "rx_8192_to_10239_bytes_phy", PPORT_2819_OFF(ether_stats_pkts8192to10239octets) }, | |
574 | }; | |
575 | ||
576 | #define NUM_PPORT_2819_COUNTERS ARRAY_SIZE(pport_2819_stats_desc) | |
577 | ||
578 | static int mlx5e_grp_2819_get_num_stats(struct mlx5e_priv *priv) | |
579 | { | |
580 | return NUM_PPORT_2819_COUNTERS; | |
581 | } | |
582 | ||
583 | static int mlx5e_grp_2819_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
584 | int idx) | |
585 | { | |
586 | int i; | |
587 | ||
588 | for (i = 0; i < NUM_PPORT_2819_COUNTERS; i++) | |
589 | strcpy(data + (idx++) * ETH_GSTRING_LEN, pport_2819_stats_desc[i].format); | |
590 | return idx; | |
591 | } | |
592 | ||
593 | static int mlx5e_grp_2819_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
594 | int idx) | |
595 | { | |
596 | int i; | |
597 | ||
598 | for (i = 0; i < NUM_PPORT_2819_COUNTERS; i++) | |
599 | data[idx++] = MLX5E_READ_CTR64_BE(&priv->stats.pport.RFC_2819_counters, | |
600 | pport_2819_stats_desc, i); | |
601 | return idx; | |
602 | } | |
603 | ||
19386177 KH |
604 | static void mlx5e_grp_2819_update_stats(struct mlx5e_priv *priv) |
605 | { | |
606 | struct mlx5e_pport_stats *pstats = &priv->stats.pport; | |
607 | struct mlx5_core_dev *mdev = priv->mdev; | |
608 | u32 in[MLX5_ST_SZ_DW(ppcnt_reg)] = {0}; | |
609 | int sz = MLX5_ST_SZ_BYTES(ppcnt_reg); | |
610 | void *out; | |
611 | ||
75370eb0 ED |
612 | if (!MLX5_BASIC_PPCNT_SUPPORTED(mdev)) |
613 | return; | |
614 | ||
19386177 KH |
615 | MLX5_SET(ppcnt_reg, in, local_port, 1); |
616 | out = pstats->RFC_2819_counters; | |
617 | MLX5_SET(ppcnt_reg, in, grp, MLX5_RFC_2819_COUNTERS_GROUP); | |
618 | mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0); | |
619 | } | |
620 | ||
2e4df0b2 KH |
621 | #define PPORT_PHY_STATISTICAL_OFF(c) \ |
622 | MLX5_BYTE_OFF(ppcnt_reg, \ | |
623 | counter_set.phys_layer_statistical_cntrs.c##_high) | |
624 | static const struct counter_desc pport_phy_statistical_stats_desc[] = { | |
625 | { "rx_pcs_symbol_err_phy", PPORT_PHY_STATISTICAL_OFF(phy_symbol_errors) }, | |
626 | { "rx_corrected_bits_phy", PPORT_PHY_STATISTICAL_OFF(phy_corrected_bits) }, | |
627 | }; | |
628 | ||
4cb4e98e SA |
629 | static const struct counter_desc |
630 | pport_phy_statistical_err_lanes_stats_desc[] = { | |
631 | { "rx_err_lane_0_phy", PPORT_PHY_STATISTICAL_OFF(phy_corrected_bits_lane0) }, | |
632 | { "rx_err_lane_1_phy", PPORT_PHY_STATISTICAL_OFF(phy_corrected_bits_lane1) }, | |
633 | { "rx_err_lane_2_phy", PPORT_PHY_STATISTICAL_OFF(phy_corrected_bits_lane2) }, | |
634 | { "rx_err_lane_3_phy", PPORT_PHY_STATISTICAL_OFF(phy_corrected_bits_lane3) }, | |
635 | }; | |
636 | ||
637 | #define NUM_PPORT_PHY_STATISTICAL_COUNTERS \ | |
638 | ARRAY_SIZE(pport_phy_statistical_stats_desc) | |
639 | #define NUM_PPORT_PHY_STATISTICAL_PER_LANE_COUNTERS \ | |
640 | ARRAY_SIZE(pport_phy_statistical_err_lanes_stats_desc) | |
2e4df0b2 KH |
641 | |
642 | static int mlx5e_grp_phy_get_num_stats(struct mlx5e_priv *priv) | |
643 | { | |
4cb4e98e SA |
644 | struct mlx5_core_dev *mdev = priv->mdev; |
645 | int num_stats; | |
646 | ||
6ab75516 | 647 | /* "1" for link_down_events special counter */ |
4cb4e98e SA |
648 | num_stats = 1; |
649 | ||
650 | num_stats += MLX5_CAP_PCAM_FEATURE(mdev, ppcnt_statistical_group) ? | |
651 | NUM_PPORT_PHY_STATISTICAL_COUNTERS : 0; | |
652 | ||
653 | num_stats += MLX5_CAP_PCAM_FEATURE(mdev, per_lane_error_counters) ? | |
654 | NUM_PPORT_PHY_STATISTICAL_PER_LANE_COUNTERS : 0; | |
655 | ||
656 | return num_stats; | |
2e4df0b2 KH |
657 | } |
658 | ||
659 | static int mlx5e_grp_phy_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
660 | int idx) | |
661 | { | |
4cb4e98e | 662 | struct mlx5_core_dev *mdev = priv->mdev; |
2e4df0b2 KH |
663 | int i; |
664 | ||
6ab75516 SM |
665 | strcpy(data + (idx++) * ETH_GSTRING_LEN, "link_down_events_phy"); |
666 | ||
4cb4e98e | 667 | if (!MLX5_CAP_PCAM_FEATURE(mdev, ppcnt_statistical_group)) |
6ab75516 SM |
668 | return idx; |
669 | ||
670 | for (i = 0; i < NUM_PPORT_PHY_STATISTICAL_COUNTERS; i++) | |
671 | strcpy(data + (idx++) * ETH_GSTRING_LEN, | |
672 | pport_phy_statistical_stats_desc[i].format); | |
4cb4e98e SA |
673 | |
674 | if (MLX5_CAP_PCAM_FEATURE(mdev, per_lane_error_counters)) | |
675 | for (i = 0; i < NUM_PPORT_PHY_STATISTICAL_PER_LANE_COUNTERS; i++) | |
676 | strcpy(data + (idx++) * ETH_GSTRING_LEN, | |
677 | pport_phy_statistical_err_lanes_stats_desc[i].format); | |
678 | ||
2e4df0b2 KH |
679 | return idx; |
680 | } | |
681 | ||
682 | static int mlx5e_grp_phy_fill_stats(struct mlx5e_priv *priv, u64 *data, int idx) | |
683 | { | |
4cb4e98e | 684 | struct mlx5_core_dev *mdev = priv->mdev; |
2e4df0b2 KH |
685 | int i; |
686 | ||
6ab75516 SM |
687 | /* link_down_events_phy has special handling since it is not stored in __be64 format */ |
688 | data[idx++] = MLX5_GET(ppcnt_reg, priv->stats.pport.phy_counters, | |
689 | counter_set.phys_layer_cntrs.link_down_events); | |
690 | ||
4cb4e98e | 691 | if (!MLX5_CAP_PCAM_FEATURE(mdev, ppcnt_statistical_group)) |
6ab75516 SM |
692 | return idx; |
693 | ||
694 | for (i = 0; i < NUM_PPORT_PHY_STATISTICAL_COUNTERS; i++) | |
695 | data[idx++] = | |
696 | MLX5E_READ_CTR64_BE(&priv->stats.pport.phy_statistical_counters, | |
697 | pport_phy_statistical_stats_desc, i); | |
4cb4e98e SA |
698 | |
699 | if (MLX5_CAP_PCAM_FEATURE(mdev, per_lane_error_counters)) | |
700 | for (i = 0; i < NUM_PPORT_PHY_STATISTICAL_PER_LANE_COUNTERS; i++) | |
701 | data[idx++] = | |
702 | MLX5E_READ_CTR64_BE(&priv->stats.pport.phy_statistical_counters, | |
703 | pport_phy_statistical_err_lanes_stats_desc, | |
704 | i); | |
2e4df0b2 KH |
705 | return idx; |
706 | } | |
707 | ||
19386177 KH |
708 | static void mlx5e_grp_phy_update_stats(struct mlx5e_priv *priv) |
709 | { | |
710 | struct mlx5e_pport_stats *pstats = &priv->stats.pport; | |
711 | struct mlx5_core_dev *mdev = priv->mdev; | |
712 | u32 in[MLX5_ST_SZ_DW(ppcnt_reg)] = {0}; | |
713 | int sz = MLX5_ST_SZ_BYTES(ppcnt_reg); | |
714 | void *out; | |
715 | ||
716 | MLX5_SET(ppcnt_reg, in, local_port, 1); | |
717 | out = pstats->phy_counters; | |
718 | MLX5_SET(ppcnt_reg, in, grp, MLX5_PHYSICAL_LAYER_COUNTERS_GROUP); | |
719 | mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0); | |
720 | ||
721 | if (!MLX5_CAP_PCAM_FEATURE(mdev, ppcnt_statistical_group)) | |
722 | return; | |
723 | ||
724 | out = pstats->phy_statistical_counters; | |
725 | MLX5_SET(ppcnt_reg, in, grp, MLX5_PHYSICAL_LAYER_STATISTICAL_GROUP); | |
726 | mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0); | |
727 | } | |
728 | ||
3488bd4c KH |
729 | #define PPORT_ETH_EXT_OFF(c) \ |
730 | MLX5_BYTE_OFF(ppcnt_reg, \ | |
731 | counter_set.eth_extended_cntrs_grp_data_layout.c##_high) | |
732 | static const struct counter_desc pport_eth_ext_stats_desc[] = { | |
733 | { "rx_buffer_passed_thres_phy", PPORT_ETH_EXT_OFF(rx_buffer_almost_full) }, | |
734 | }; | |
735 | ||
736 | #define NUM_PPORT_ETH_EXT_COUNTERS ARRAY_SIZE(pport_eth_ext_stats_desc) | |
737 | ||
738 | static int mlx5e_grp_eth_ext_get_num_stats(struct mlx5e_priv *priv) | |
739 | { | |
740 | if (MLX5_CAP_PCAM_FEATURE((priv)->mdev, rx_buffer_fullness_counters)) | |
741 | return NUM_PPORT_ETH_EXT_COUNTERS; | |
742 | ||
743 | return 0; | |
744 | } | |
745 | ||
746 | static int mlx5e_grp_eth_ext_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
747 | int idx) | |
748 | { | |
749 | int i; | |
750 | ||
751 | if (MLX5_CAP_PCAM_FEATURE((priv)->mdev, rx_buffer_fullness_counters)) | |
752 | for (i = 0; i < NUM_PPORT_ETH_EXT_COUNTERS; i++) | |
753 | strcpy(data + (idx++) * ETH_GSTRING_LEN, | |
754 | pport_eth_ext_stats_desc[i].format); | |
755 | return idx; | |
756 | } | |
757 | ||
758 | static int mlx5e_grp_eth_ext_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
759 | int idx) | |
760 | { | |
761 | int i; | |
762 | ||
763 | if (MLX5_CAP_PCAM_FEATURE((priv)->mdev, rx_buffer_fullness_counters)) | |
764 | for (i = 0; i < NUM_PPORT_ETH_EXT_COUNTERS; i++) | |
765 | data[idx++] = | |
766 | MLX5E_READ_CTR64_BE(&priv->stats.pport.eth_ext_counters, | |
767 | pport_eth_ext_stats_desc, i); | |
768 | return idx; | |
769 | } | |
770 | ||
19386177 KH |
771 | static void mlx5e_grp_eth_ext_update_stats(struct mlx5e_priv *priv) |
772 | { | |
773 | struct mlx5e_pport_stats *pstats = &priv->stats.pport; | |
774 | struct mlx5_core_dev *mdev = priv->mdev; | |
775 | u32 in[MLX5_ST_SZ_DW(ppcnt_reg)] = {0}; | |
776 | int sz = MLX5_ST_SZ_BYTES(ppcnt_reg); | |
777 | void *out; | |
778 | ||
779 | if (!MLX5_CAP_PCAM_FEATURE(mdev, rx_buffer_fullness_counters)) | |
780 | return; | |
781 | ||
782 | MLX5_SET(ppcnt_reg, in, local_port, 1); | |
783 | out = pstats->eth_ext_counters; | |
784 | MLX5_SET(ppcnt_reg, in, grp, MLX5_ETHERNET_EXTENDED_COUNTERS_GROUP); | |
785 | mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_PPCNT, 0, 0); | |
786 | } | |
787 | ||
9fd2b5f1 KH |
788 | #define PCIE_PERF_OFF(c) \ |
789 | MLX5_BYTE_OFF(mpcnt_reg, counter_set.pcie_perf_cntrs_grp_data_layout.c) | |
790 | static const struct counter_desc pcie_perf_stats_desc[] = { | |
791 | { "rx_pci_signal_integrity", PCIE_PERF_OFF(rx_errors) }, | |
792 | { "tx_pci_signal_integrity", PCIE_PERF_OFF(tx_errors) }, | |
793 | }; | |
794 | ||
795 | #define PCIE_PERF_OFF64(c) \ | |
796 | MLX5_BYTE_OFF(mpcnt_reg, counter_set.pcie_perf_cntrs_grp_data_layout.c##_high) | |
797 | static const struct counter_desc pcie_perf_stats_desc64[] = { | |
798 | { "outbound_pci_buffer_overflow", PCIE_PERF_OFF64(tx_overflow_buffer_pkt) }, | |
799 | }; | |
800 | ||
801 | static const struct counter_desc pcie_perf_stall_stats_desc[] = { | |
802 | { "outbound_pci_stalled_rd", PCIE_PERF_OFF(outbound_stalled_reads) }, | |
803 | { "outbound_pci_stalled_wr", PCIE_PERF_OFF(outbound_stalled_writes) }, | |
804 | { "outbound_pci_stalled_rd_events", PCIE_PERF_OFF(outbound_stalled_reads_events) }, | |
805 | { "outbound_pci_stalled_wr_events", PCIE_PERF_OFF(outbound_stalled_writes_events) }, | |
806 | }; | |
807 | ||
808 | #define NUM_PCIE_PERF_COUNTERS ARRAY_SIZE(pcie_perf_stats_desc) | |
809 | #define NUM_PCIE_PERF_COUNTERS64 ARRAY_SIZE(pcie_perf_stats_desc64) | |
810 | #define NUM_PCIE_PERF_STALL_COUNTERS ARRAY_SIZE(pcie_perf_stall_stats_desc) | |
811 | ||
812 | static int mlx5e_grp_pcie_get_num_stats(struct mlx5e_priv *priv) | |
813 | { | |
814 | int num_stats = 0; | |
815 | ||
816 | if (MLX5_CAP_MCAM_FEATURE((priv)->mdev, pcie_performance_group)) | |
817 | num_stats += NUM_PCIE_PERF_COUNTERS; | |
818 | ||
819 | if (MLX5_CAP_MCAM_FEATURE((priv)->mdev, tx_overflow_buffer_pkt)) | |
820 | num_stats += NUM_PCIE_PERF_COUNTERS64; | |
821 | ||
822 | if (MLX5_CAP_MCAM_FEATURE((priv)->mdev, pcie_outbound_stalled)) | |
823 | num_stats += NUM_PCIE_PERF_STALL_COUNTERS; | |
824 | ||
825 | return num_stats; | |
826 | } | |
827 | ||
828 | static int mlx5e_grp_pcie_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
829 | int idx) | |
830 | { | |
831 | int i; | |
832 | ||
833 | if (MLX5_CAP_MCAM_FEATURE((priv)->mdev, pcie_performance_group)) | |
834 | for (i = 0; i < NUM_PCIE_PERF_COUNTERS; i++) | |
835 | strcpy(data + (idx++) * ETH_GSTRING_LEN, | |
836 | pcie_perf_stats_desc[i].format); | |
837 | ||
838 | if (MLX5_CAP_MCAM_FEATURE((priv)->mdev, tx_overflow_buffer_pkt)) | |
839 | for (i = 0; i < NUM_PCIE_PERF_COUNTERS64; i++) | |
840 | strcpy(data + (idx++) * ETH_GSTRING_LEN, | |
841 | pcie_perf_stats_desc64[i].format); | |
842 | ||
843 | if (MLX5_CAP_MCAM_FEATURE((priv)->mdev, pcie_outbound_stalled)) | |
844 | for (i = 0; i < NUM_PCIE_PERF_STALL_COUNTERS; i++) | |
845 | strcpy(data + (idx++) * ETH_GSTRING_LEN, | |
846 | pcie_perf_stall_stats_desc[i].format); | |
847 | return idx; | |
848 | } | |
849 | ||
850 | static int mlx5e_grp_pcie_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
851 | int idx) | |
852 | { | |
853 | int i; | |
854 | ||
855 | if (MLX5_CAP_MCAM_FEATURE((priv)->mdev, pcie_performance_group)) | |
856 | for (i = 0; i < NUM_PCIE_PERF_COUNTERS; i++) | |
857 | data[idx++] = | |
858 | MLX5E_READ_CTR32_BE(&priv->stats.pcie.pcie_perf_counters, | |
859 | pcie_perf_stats_desc, i); | |
860 | ||
861 | if (MLX5_CAP_MCAM_FEATURE((priv)->mdev, tx_overflow_buffer_pkt)) | |
862 | for (i = 0; i < NUM_PCIE_PERF_COUNTERS64; i++) | |
863 | data[idx++] = | |
864 | MLX5E_READ_CTR64_BE(&priv->stats.pcie.pcie_perf_counters, | |
865 | pcie_perf_stats_desc64, i); | |
866 | ||
867 | if (MLX5_CAP_MCAM_FEATURE((priv)->mdev, pcie_outbound_stalled)) | |
868 | for (i = 0; i < NUM_PCIE_PERF_STALL_COUNTERS; i++) | |
869 | data[idx++] = | |
870 | MLX5E_READ_CTR32_BE(&priv->stats.pcie.pcie_perf_counters, | |
871 | pcie_perf_stall_stats_desc, i); | |
872 | return idx; | |
873 | } | |
874 | ||
19386177 KH |
875 | static void mlx5e_grp_pcie_update_stats(struct mlx5e_priv *priv) |
876 | { | |
877 | struct mlx5e_pcie_stats *pcie_stats = &priv->stats.pcie; | |
878 | struct mlx5_core_dev *mdev = priv->mdev; | |
879 | u32 in[MLX5_ST_SZ_DW(mpcnt_reg)] = {0}; | |
880 | int sz = MLX5_ST_SZ_BYTES(mpcnt_reg); | |
881 | void *out; | |
882 | ||
883 | if (!MLX5_CAP_MCAM_FEATURE(mdev, pcie_performance_group)) | |
884 | return; | |
885 | ||
886 | out = pcie_stats->pcie_perf_counters; | |
887 | MLX5_SET(mpcnt_reg, in, grp, MLX5_PCIE_PERFORMANCE_COUNTERS_GROUP); | |
888 | mlx5_core_access_reg(mdev, in, sz, out, sz, MLX5_REG_MPCNT, 0, 0); | |
889 | } | |
890 | ||
4377bea2 KH |
891 | #define PPORT_PER_PRIO_OFF(c) \ |
892 | MLX5_BYTE_OFF(ppcnt_reg, \ | |
893 | counter_set.eth_per_prio_grp_data_layout.c##_high) | |
e6000651 KH |
894 | static const struct counter_desc pport_per_prio_traffic_stats_desc[] = { |
895 | { "rx_prio%d_bytes", PPORT_PER_PRIO_OFF(rx_octets) }, | |
896 | { "rx_prio%d_packets", PPORT_PER_PRIO_OFF(rx_frames) }, | |
897 | { "tx_prio%d_bytes", PPORT_PER_PRIO_OFF(tx_octets) }, | |
898 | { "tx_prio%d_packets", PPORT_PER_PRIO_OFF(tx_frames) }, | |
899 | }; | |
900 | ||
901 | #define NUM_PPORT_PER_PRIO_TRAFFIC_COUNTERS ARRAY_SIZE(pport_per_prio_traffic_stats_desc) | |
902 | ||
54c73f86 | 903 | static int mlx5e_grp_per_prio_traffic_get_num_stats(void) |
e6000651 KH |
904 | { |
905 | return NUM_PPORT_PER_PRIO_TRAFFIC_COUNTERS * NUM_PPORT_PRIO; | |
906 | } | |
907 | ||
908 | static int mlx5e_grp_per_prio_traffic_fill_strings(struct mlx5e_priv *priv, | |
909 | u8 *data, | |
910 | int idx) | |
911 | { | |
912 | int i, prio; | |
913 | ||
914 | for (prio = 0; prio < NUM_PPORT_PRIO; prio++) { | |
915 | for (i = 0; i < NUM_PPORT_PER_PRIO_TRAFFIC_COUNTERS; i++) | |
916 | sprintf(data + (idx++) * ETH_GSTRING_LEN, | |
917 | pport_per_prio_traffic_stats_desc[i].format, prio); | |
918 | } | |
919 | ||
920 | return idx; | |
921 | } | |
922 | ||
923 | static int mlx5e_grp_per_prio_traffic_fill_stats(struct mlx5e_priv *priv, | |
924 | u64 *data, | |
925 | int idx) | |
926 | { | |
927 | int i, prio; | |
928 | ||
929 | for (prio = 0; prio < NUM_PPORT_PRIO; prio++) { | |
930 | for (i = 0; i < NUM_PPORT_PER_PRIO_TRAFFIC_COUNTERS; i++) | |
931 | data[idx++] = | |
932 | MLX5E_READ_CTR64_BE(&priv->stats.pport.per_prio_counters[prio], | |
933 | pport_per_prio_traffic_stats_desc, i); | |
934 | } | |
935 | ||
936 | return idx; | |
937 | } | |
938 | ||
4377bea2 KH |
939 | static const struct counter_desc pport_per_prio_pfc_stats_desc[] = { |
940 | /* %s is "global" or "prio{i}" */ | |
941 | { "rx_%s_pause", PPORT_PER_PRIO_OFF(rx_pause) }, | |
942 | { "rx_%s_pause_duration", PPORT_PER_PRIO_OFF(rx_pause_duration) }, | |
943 | { "tx_%s_pause", PPORT_PER_PRIO_OFF(tx_pause) }, | |
944 | { "tx_%s_pause_duration", PPORT_PER_PRIO_OFF(tx_pause_duration) }, | |
945 | { "rx_%s_pause_transition", PPORT_PER_PRIO_OFF(rx_pause_transition) }, | |
946 | }; | |
947 | ||
2fcb12df | 948 | static const struct counter_desc pport_pfc_stall_stats_desc[] = { |
8742c7eb | 949 | { "tx_pause_storm_warning_events", PPORT_PER_PRIO_OFF(device_stall_minor_watermark_cnt) }, |
2fcb12df IK |
950 | { "tx_pause_storm_error_events", PPORT_PER_PRIO_OFF(device_stall_critical_watermark_cnt) }, |
951 | }; | |
952 | ||
4377bea2 | 953 | #define NUM_PPORT_PER_PRIO_PFC_COUNTERS ARRAY_SIZE(pport_per_prio_pfc_stats_desc) |
2fcb12df IK |
954 | #define NUM_PPORT_PFC_STALL_COUNTERS(priv) (ARRAY_SIZE(pport_pfc_stall_stats_desc) * \ |
955 | MLX5_CAP_PCAM_FEATURE((priv)->mdev, pfcc_mask) * \ | |
956 | MLX5_CAP_DEBUG((priv)->mdev, stall_detect)) | |
4377bea2 KH |
957 | |
958 | static unsigned long mlx5e_query_pfc_combined(struct mlx5e_priv *priv) | |
959 | { | |
960 | struct mlx5_core_dev *mdev = priv->mdev; | |
961 | u8 pfc_en_tx; | |
962 | u8 pfc_en_rx; | |
963 | int err; | |
964 | ||
965 | if (MLX5_CAP_GEN(mdev, port_type) != MLX5_CAP_PORT_TYPE_ETH) | |
966 | return 0; | |
967 | ||
968 | err = mlx5_query_port_pfc(mdev, &pfc_en_tx, &pfc_en_rx); | |
969 | ||
970 | return err ? 0 : pfc_en_tx | pfc_en_rx; | |
971 | } | |
972 | ||
973 | static bool mlx5e_query_global_pause_combined(struct mlx5e_priv *priv) | |
974 | { | |
975 | struct mlx5_core_dev *mdev = priv->mdev; | |
976 | u32 rx_pause; | |
977 | u32 tx_pause; | |
978 | int err; | |
979 | ||
980 | if (MLX5_CAP_GEN(mdev, port_type) != MLX5_CAP_PORT_TYPE_ETH) | |
981 | return false; | |
982 | ||
983 | err = mlx5_query_port_pause(mdev, &rx_pause, &tx_pause); | |
984 | ||
985 | return err ? false : rx_pause | tx_pause; | |
986 | } | |
987 | ||
988 | static int mlx5e_grp_per_prio_pfc_get_num_stats(struct mlx5e_priv *priv) | |
989 | { | |
990 | return (mlx5e_query_global_pause_combined(priv) + | |
991 | hweight8(mlx5e_query_pfc_combined(priv))) * | |
2fcb12df IK |
992 | NUM_PPORT_PER_PRIO_PFC_COUNTERS + |
993 | NUM_PPORT_PFC_STALL_COUNTERS(priv); | |
4377bea2 KH |
994 | } |
995 | ||
996 | static int mlx5e_grp_per_prio_pfc_fill_strings(struct mlx5e_priv *priv, | |
997 | u8 *data, | |
998 | int idx) | |
999 | { | |
1000 | unsigned long pfc_combined; | |
1001 | int i, prio; | |
1002 | ||
1003 | pfc_combined = mlx5e_query_pfc_combined(priv); | |
1004 | for_each_set_bit(prio, &pfc_combined, NUM_PPORT_PRIO) { | |
1005 | for (i = 0; i < NUM_PPORT_PER_PRIO_PFC_COUNTERS; i++) { | |
1006 | char pfc_string[ETH_GSTRING_LEN]; | |
1007 | ||
1008 | snprintf(pfc_string, sizeof(pfc_string), "prio%d", prio); | |
1009 | sprintf(data + (idx++) * ETH_GSTRING_LEN, | |
1010 | pport_per_prio_pfc_stats_desc[i].format, pfc_string); | |
1011 | } | |
1012 | } | |
1013 | ||
1014 | if (mlx5e_query_global_pause_combined(priv)) { | |
1015 | for (i = 0; i < NUM_PPORT_PER_PRIO_PFC_COUNTERS; i++) { | |
1016 | sprintf(data + (idx++) * ETH_GSTRING_LEN, | |
1017 | pport_per_prio_pfc_stats_desc[i].format, "global"); | |
1018 | } | |
1019 | } | |
1020 | ||
2fcb12df IK |
1021 | for (i = 0; i < NUM_PPORT_PFC_STALL_COUNTERS(priv); i++) |
1022 | strcpy(data + (idx++) * ETH_GSTRING_LEN, | |
1023 | pport_pfc_stall_stats_desc[i].format); | |
1024 | ||
4377bea2 KH |
1025 | return idx; |
1026 | } | |
1027 | ||
1028 | static int mlx5e_grp_per_prio_pfc_fill_stats(struct mlx5e_priv *priv, | |
1029 | u64 *data, | |
1030 | int idx) | |
1031 | { | |
1032 | unsigned long pfc_combined; | |
1033 | int i, prio; | |
1034 | ||
1035 | pfc_combined = mlx5e_query_pfc_combined(priv); | |
1036 | for_each_set_bit(prio, &pfc_combined, NUM_PPORT_PRIO) { | |
1037 | for (i = 0; i < NUM_PPORT_PER_PRIO_PFC_COUNTERS; i++) { | |
1038 | data[idx++] = | |
1039 | MLX5E_READ_CTR64_BE(&priv->stats.pport.per_prio_counters[prio], | |
1040 | pport_per_prio_pfc_stats_desc, i); | |
1041 | } | |
1042 | } | |
1043 | ||
1044 | if (mlx5e_query_global_pause_combined(priv)) { | |
1045 | for (i = 0; i < NUM_PPORT_PER_PRIO_PFC_COUNTERS; i++) { | |
1046 | data[idx++] = | |
1047 | MLX5E_READ_CTR64_BE(&priv->stats.pport.per_prio_counters[0], | |
1048 | pport_per_prio_pfc_stats_desc, i); | |
1049 | } | |
1050 | } | |
1051 | ||
2fcb12df IK |
1052 | for (i = 0; i < NUM_PPORT_PFC_STALL_COUNTERS(priv); i++) |
1053 | data[idx++] = MLX5E_READ_CTR64_BE(&priv->stats.pport.per_prio_counters[0], | |
1054 | pport_pfc_stall_stats_desc, i); | |
1055 | ||
4377bea2 KH |
1056 | return idx; |
1057 | } | |
1058 | ||
a8984281 KH |
1059 | static int mlx5e_grp_per_prio_get_num_stats(struct mlx5e_priv *priv) |
1060 | { | |
54c73f86 | 1061 | return mlx5e_grp_per_prio_traffic_get_num_stats() + |
a8984281 KH |
1062 | mlx5e_grp_per_prio_pfc_get_num_stats(priv); |
1063 | } | |
1064 | ||
1065 | static int mlx5e_grp_per_prio_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
1066 | int idx) | |
1067 | { | |
1068 | idx = mlx5e_grp_per_prio_traffic_fill_strings(priv, data, idx); | |
1069 | idx = mlx5e_grp_per_prio_pfc_fill_strings(priv, data, idx); | |
1070 | return idx; | |
1071 | } | |
1072 | ||
1073 | static int mlx5e_grp_per_prio_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
1074 | int idx) | |
1075 | { | |
1076 | idx = mlx5e_grp_per_prio_traffic_fill_stats(priv, data, idx); | |
1077 | idx = mlx5e_grp_per_prio_pfc_fill_stats(priv, data, idx); | |
1078 | return idx; | |
1079 | } | |
1080 | ||
19386177 KH |
1081 | static void mlx5e_grp_per_prio_update_stats(struct mlx5e_priv *priv) |
1082 | { | |
1083 | struct mlx5e_pport_stats *pstats = &priv->stats.pport; | |
1084 | struct mlx5_core_dev *mdev = priv->mdev; | |
1085 | u32 in[MLX5_ST_SZ_DW(ppcnt_reg)] = {0}; | |
1086 | int sz = MLX5_ST_SZ_BYTES(ppcnt_reg); | |
1087 | int prio; | |
1088 | void *out; | |
1089 | ||
75370eb0 ED |
1090 | if (!MLX5_BASIC_PPCNT_SUPPORTED(mdev)) |
1091 | return; | |
1092 | ||
19386177 KH |
1093 | MLX5_SET(ppcnt_reg, in, local_port, 1); |
1094 | MLX5_SET(ppcnt_reg, in, grp, MLX5_PER_PRIORITY_COUNTERS_GROUP); | |
1095 | for (prio = 0; prio < NUM_PPORT_PRIO; prio++) { | |
1096 | out = pstats->per_prio_counters[prio]; | |
1097 | MLX5_SET(ppcnt_reg, in, prio_tc, prio); | |
1098 | mlx5_core_access_reg(mdev, in, sz, out, sz, | |
1099 | MLX5_REG_PPCNT, 0, 0); | |
1100 | } | |
1101 | } | |
1102 | ||
0e6f01a4 | 1103 | static const struct counter_desc mlx5e_pme_status_desc[] = { |
c2fb3db2 | 1104 | { "module_unplug", sizeof(u64) * MLX5_MODULE_STATUS_UNPLUGGED }, |
0e6f01a4 KH |
1105 | }; |
1106 | ||
1107 | static const struct counter_desc mlx5e_pme_error_desc[] = { | |
c2fb3db2 MG |
1108 | { "module_bus_stuck", sizeof(u64) * MLX5_MODULE_EVENT_ERROR_BUS_STUCK }, |
1109 | { "module_high_temp", sizeof(u64) * MLX5_MODULE_EVENT_ERROR_HIGH_TEMPERATURE }, | |
1110 | { "module_bad_shorted", sizeof(u64) * MLX5_MODULE_EVENT_ERROR_BAD_CABLE }, | |
0e6f01a4 KH |
1111 | }; |
1112 | ||
1113 | #define NUM_PME_STATUS_STATS ARRAY_SIZE(mlx5e_pme_status_desc) | |
1114 | #define NUM_PME_ERR_STATS ARRAY_SIZE(mlx5e_pme_error_desc) | |
1115 | ||
1116 | static int mlx5e_grp_pme_get_num_stats(struct mlx5e_priv *priv) | |
1117 | { | |
1118 | return NUM_PME_STATUS_STATS + NUM_PME_ERR_STATS; | |
1119 | } | |
1120 | ||
1121 | static int mlx5e_grp_pme_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
1122 | int idx) | |
1123 | { | |
1124 | int i; | |
1125 | ||
1126 | for (i = 0; i < NUM_PME_STATUS_STATS; i++) | |
1127 | strcpy(data + (idx++) * ETH_GSTRING_LEN, mlx5e_pme_status_desc[i].format); | |
1128 | ||
1129 | for (i = 0; i < NUM_PME_ERR_STATS; i++) | |
1130 | strcpy(data + (idx++) * ETH_GSTRING_LEN, mlx5e_pme_error_desc[i].format); | |
1131 | ||
1132 | return idx; | |
1133 | } | |
1134 | ||
1135 | static int mlx5e_grp_pme_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
1136 | int idx) | |
1137 | { | |
69c1280b | 1138 | struct mlx5_pme_stats pme_stats; |
0e6f01a4 KH |
1139 | int i; |
1140 | ||
69c1280b SM |
1141 | mlx5_get_pme_stats(priv->mdev, &pme_stats); |
1142 | ||
0e6f01a4 | 1143 | for (i = 0; i < NUM_PME_STATUS_STATS; i++) |
69c1280b | 1144 | data[idx++] = MLX5E_READ_CTR64_CPU(pme_stats.status_counters, |
0e6f01a4 KH |
1145 | mlx5e_pme_status_desc, i); |
1146 | ||
1147 | for (i = 0; i < NUM_PME_ERR_STATS; i++) | |
69c1280b | 1148 | data[idx++] = MLX5E_READ_CTR64_CPU(pme_stats.error_counters, |
0e6f01a4 KH |
1149 | mlx5e_pme_error_desc, i); |
1150 | ||
1151 | return idx; | |
1152 | } | |
1153 | ||
e185d43f KH |
1154 | static int mlx5e_grp_ipsec_get_num_stats(struct mlx5e_priv *priv) |
1155 | { | |
1156 | return mlx5e_ipsec_get_count(priv); | |
1157 | } | |
1158 | ||
1159 | static int mlx5e_grp_ipsec_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
1160 | int idx) | |
1161 | { | |
1162 | return idx + mlx5e_ipsec_get_strings(priv, | |
1163 | data + idx * ETH_GSTRING_LEN); | |
1164 | } | |
1165 | ||
1166 | static int mlx5e_grp_ipsec_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
1167 | int idx) | |
1168 | { | |
1169 | return idx + mlx5e_ipsec_get_stats(priv, data + idx); | |
1170 | } | |
1171 | ||
19386177 KH |
1172 | static void mlx5e_grp_ipsec_update_stats(struct mlx5e_priv *priv) |
1173 | { | |
1174 | mlx5e_ipsec_update_stats(priv); | |
1175 | } | |
1176 | ||
43585a41 IL |
1177 | static int mlx5e_grp_tls_get_num_stats(struct mlx5e_priv *priv) |
1178 | { | |
1179 | return mlx5e_tls_get_count(priv); | |
1180 | } | |
1181 | ||
1182 | static int mlx5e_grp_tls_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
1183 | int idx) | |
1184 | { | |
1185 | return idx + mlx5e_tls_get_strings(priv, data + idx * ETH_GSTRING_LEN); | |
1186 | } | |
1187 | ||
1188 | static int mlx5e_grp_tls_fill_stats(struct mlx5e_priv *priv, u64 *data, int idx) | |
1189 | { | |
1190 | return idx + mlx5e_tls_get_stats(priv, data + idx); | |
1191 | } | |
1192 | ||
1fe85006 KH |
1193 | static const struct counter_desc rq_stats_desc[] = { |
1194 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, packets) }, | |
1195 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, bytes) }, | |
1196 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, csum_complete) }, | |
1197 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, csum_unnecessary) }, | |
1198 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, csum_unnecessary_inner) }, | |
1199 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, csum_none) }, | |
1200 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, xdp_drop) }, | |
86690b4b | 1201 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, xdp_redirect) }, |
1fe85006 KH |
1202 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, lro_packets) }, |
1203 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, lro_bytes) }, | |
f007c13d | 1204 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, ecn_mark) }, |
f24686e8 | 1205 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, removed_vlan_packets) }, |
1fe85006 | 1206 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, wqe_err) }, |
b71ba6b4 TT |
1207 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, mpwqe_filler_cqes) }, |
1208 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, mpwqe_filler_strides) }, | |
0073c8f7 | 1209 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, oversize_pkts_sw_drop) }, |
1fe85006 KH |
1210 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, buff_alloc_err) }, |
1211 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, cqe_compress_blks) }, | |
1212 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, cqe_compress_pkts) }, | |
1213 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, page_reuse) }, | |
1214 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, cache_reuse) }, | |
1215 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, cache_full) }, | |
1216 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, cache_empty) }, | |
1217 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, cache_busy) }, | |
1218 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, cache_waive) }, | |
dc983f0e | 1219 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, congst_umr) }, |
94563847 | 1220 | { MLX5E_DECLARE_RX_STAT(struct mlx5e_rq_stats, arfs_err) }, |
1fe85006 KH |
1221 | }; |
1222 | ||
1223 | static const struct counter_desc sq_stats_desc[] = { | |
1224 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, packets) }, | |
1225 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, bytes) }, | |
1226 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, tso_packets) }, | |
1227 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, tso_bytes) }, | |
1228 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, tso_inner_packets) }, | |
1229 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, tso_inner_bytes) }, | |
1230 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, csum_partial) }, | |
1231 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, csum_partial_inner) }, | |
f24686e8 | 1232 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, added_vlan_packets) }, |
1fe85006 KH |
1233 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, nop) }, |
1234 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, csum_none) }, | |
1235 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, stopped) }, | |
1fe85006 KH |
1236 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, dropped) }, |
1237 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, xmit_more) }, | |
db75373c | 1238 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, recover) }, |
86155656 | 1239 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, cqes) }, |
f65a59ff TT |
1240 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, wake) }, |
1241 | { MLX5E_DECLARE_TX_STAT(struct mlx5e_sq_stats, cqe_err) }, | |
1fe85006 KH |
1242 | }; |
1243 | ||
890388ad TT |
1244 | static const struct counter_desc rq_xdpsq_stats_desc[] = { |
1245 | { MLX5E_DECLARE_RQ_XDPSQ_STAT(struct mlx5e_xdpsq_stats, xmit) }, | |
1246 | { MLX5E_DECLARE_RQ_XDPSQ_STAT(struct mlx5e_xdpsq_stats, full) }, | |
1247 | { MLX5E_DECLARE_RQ_XDPSQ_STAT(struct mlx5e_xdpsq_stats, err) }, | |
1248 | { MLX5E_DECLARE_RQ_XDPSQ_STAT(struct mlx5e_xdpsq_stats, cqes) }, | |
1249 | }; | |
1250 | ||
58b99ee3 TT |
1251 | static const struct counter_desc xdpsq_stats_desc[] = { |
1252 | { MLX5E_DECLARE_XDPSQ_STAT(struct mlx5e_xdpsq_stats, xmit) }, | |
1253 | { MLX5E_DECLARE_XDPSQ_STAT(struct mlx5e_xdpsq_stats, full) }, | |
1254 | { MLX5E_DECLARE_XDPSQ_STAT(struct mlx5e_xdpsq_stats, err) }, | |
1255 | { MLX5E_DECLARE_XDPSQ_STAT(struct mlx5e_xdpsq_stats, cqes) }, | |
1256 | }; | |
1257 | ||
57d689a8 | 1258 | static const struct counter_desc ch_stats_desc[] = { |
a1bf74dc | 1259 | { MLX5E_DECLARE_CH_STAT(struct mlx5e_ch_stats, events) }, |
2d7103c8 TT |
1260 | { MLX5E_DECLARE_CH_STAT(struct mlx5e_ch_stats, poll) }, |
1261 | { MLX5E_DECLARE_CH_STAT(struct mlx5e_ch_stats, arm) }, | |
1262 | { MLX5E_DECLARE_CH_STAT(struct mlx5e_ch_stats, aff_change) }, | |
57d689a8 EBE |
1263 | { MLX5E_DECLARE_CH_STAT(struct mlx5e_ch_stats, eq_rearm) }, |
1264 | }; | |
1265 | ||
1fe85006 KH |
1266 | #define NUM_RQ_STATS ARRAY_SIZE(rq_stats_desc) |
1267 | #define NUM_SQ_STATS ARRAY_SIZE(sq_stats_desc) | |
58b99ee3 | 1268 | #define NUM_XDPSQ_STATS ARRAY_SIZE(xdpsq_stats_desc) |
890388ad | 1269 | #define NUM_RQ_XDPSQ_STATS ARRAY_SIZE(rq_xdpsq_stats_desc) |
57d689a8 | 1270 | #define NUM_CH_STATS ARRAY_SIZE(ch_stats_desc) |
1fe85006 KH |
1271 | |
1272 | static int mlx5e_grp_channels_get_num_stats(struct mlx5e_priv *priv) | |
1273 | { | |
779d986d | 1274 | int max_nch = mlx5e_get_netdev_max_channels(priv->netdev); |
05909bab | 1275 | |
05909bab EBE |
1276 | return (NUM_RQ_STATS * max_nch) + |
1277 | (NUM_CH_STATS * max_nch) + | |
890388ad | 1278 | (NUM_SQ_STATS * max_nch * priv->max_opened_tc) + |
58b99ee3 TT |
1279 | (NUM_RQ_XDPSQ_STATS * max_nch) + |
1280 | (NUM_XDPSQ_STATS * max_nch); | |
1fe85006 KH |
1281 | } |
1282 | ||
1283 | static int mlx5e_grp_channels_fill_strings(struct mlx5e_priv *priv, u8 *data, | |
1284 | int idx) | |
1285 | { | |
779d986d | 1286 | int max_nch = mlx5e_get_netdev_max_channels(priv->netdev); |
1fe85006 KH |
1287 | int i, j, tc; |
1288 | ||
05909bab | 1289 | for (i = 0; i < max_nch; i++) |
57d689a8 EBE |
1290 | for (j = 0; j < NUM_CH_STATS; j++) |
1291 | sprintf(data + (idx++) * ETH_GSTRING_LEN, | |
1292 | ch_stats_desc[j].format, i); | |
1293 | ||
890388ad | 1294 | for (i = 0; i < max_nch; i++) { |
1fe85006 | 1295 | for (j = 0; j < NUM_RQ_STATS; j++) |
890388ad TT |
1296 | sprintf(data + (idx++) * ETH_GSTRING_LEN, |
1297 | rq_stats_desc[j].format, i); | |
1298 | for (j = 0; j < NUM_RQ_XDPSQ_STATS; j++) | |
1299 | sprintf(data + (idx++) * ETH_GSTRING_LEN, | |
1300 | rq_xdpsq_stats_desc[j].format, i); | |
1301 | } | |
1fe85006 | 1302 | |
05909bab EBE |
1303 | for (tc = 0; tc < priv->max_opened_tc; tc++) |
1304 | for (i = 0; i < max_nch; i++) | |
1fe85006 KH |
1305 | for (j = 0; j < NUM_SQ_STATS; j++) |
1306 | sprintf(data + (idx++) * ETH_GSTRING_LEN, | |
1307 | sq_stats_desc[j].format, | |
1308 | priv->channel_tc2txq[i][tc]); | |
1309 | ||
58b99ee3 TT |
1310 | for (i = 0; i < max_nch; i++) |
1311 | for (j = 0; j < NUM_XDPSQ_STATS; j++) | |
1312 | sprintf(data + (idx++) * ETH_GSTRING_LEN, | |
1313 | xdpsq_stats_desc[j].format, i); | |
1314 | ||
1fe85006 KH |
1315 | return idx; |
1316 | } | |
1317 | ||
1318 | static int mlx5e_grp_channels_fill_stats(struct mlx5e_priv *priv, u64 *data, | |
1319 | int idx) | |
1320 | { | |
779d986d | 1321 | int max_nch = mlx5e_get_netdev_max_channels(priv->netdev); |
1fe85006 KH |
1322 | int i, j, tc; |
1323 | ||
05909bab | 1324 | for (i = 0; i < max_nch; i++) |
57d689a8 EBE |
1325 | for (j = 0; j < NUM_CH_STATS; j++) |
1326 | data[idx++] = | |
05909bab | 1327 | MLX5E_READ_CTR64_CPU(&priv->channel_stats[i].ch, |
57d689a8 EBE |
1328 | ch_stats_desc, j); |
1329 | ||
890388ad | 1330 | for (i = 0; i < max_nch; i++) { |
1fe85006 KH |
1331 | for (j = 0; j < NUM_RQ_STATS; j++) |
1332 | data[idx++] = | |
05909bab | 1333 | MLX5E_READ_CTR64_CPU(&priv->channel_stats[i].rq, |
1fe85006 | 1334 | rq_stats_desc, j); |
890388ad TT |
1335 | for (j = 0; j < NUM_RQ_XDPSQ_STATS; j++) |
1336 | data[idx++] = | |
1337 | MLX5E_READ_CTR64_CPU(&priv->channel_stats[i].rq_xdpsq, | |
1338 | rq_xdpsq_stats_desc, j); | |
1339 | } | |
1fe85006 | 1340 | |
05909bab EBE |
1341 | for (tc = 0; tc < priv->max_opened_tc; tc++) |
1342 | for (i = 0; i < max_nch; i++) | |
1fe85006 KH |
1343 | for (j = 0; j < NUM_SQ_STATS; j++) |
1344 | data[idx++] = | |
05909bab | 1345 | MLX5E_READ_CTR64_CPU(&priv->channel_stats[i].sq[tc], |
1fe85006 KH |
1346 | sq_stats_desc, j); |
1347 | ||
58b99ee3 TT |
1348 | for (i = 0; i < max_nch; i++) |
1349 | for (j = 0; j < NUM_XDPSQ_STATS; j++) | |
1350 | data[idx++] = | |
1351 | MLX5E_READ_CTR64_CPU(&priv->channel_stats[i].xdpsq, | |
1352 | xdpsq_stats_desc, j); | |
1353 | ||
1fe85006 KH |
1354 | return idx; |
1355 | } | |
1356 | ||
19386177 | 1357 | /* The stats groups order is opposite to the update_stats() order calls */ |
c0752f2b KH |
1358 | const struct mlx5e_stats_grp mlx5e_stats_grps[] = { |
1359 | { | |
1360 | .get_num_stats = mlx5e_grp_sw_get_num_stats, | |
1361 | .fill_strings = mlx5e_grp_sw_fill_strings, | |
1362 | .fill_stats = mlx5e_grp_sw_fill_stats, | |
19386177 | 1363 | .update_stats = mlx5e_grp_sw_update_stats, |
fd8dcdb8 KH |
1364 | }, |
1365 | { | |
1366 | .get_num_stats = mlx5e_grp_q_get_num_stats, | |
1367 | .fill_strings = mlx5e_grp_q_fill_strings, | |
1368 | .fill_stats = mlx5e_grp_q_fill_stats, | |
19386177 KH |
1369 | .update_stats_mask = MLX5E_NDO_UPDATE_STATS, |
1370 | .update_stats = mlx5e_grp_q_update_stats, | |
fd8dcdb8 | 1371 | }, |
5c298143 MS |
1372 | { |
1373 | .get_num_stats = mlx5e_grp_vnic_env_get_num_stats, | |
1374 | .fill_strings = mlx5e_grp_vnic_env_fill_strings, | |
1375 | .fill_stats = mlx5e_grp_vnic_env_fill_stats, | |
1376 | .update_stats = mlx5e_grp_vnic_env_update_stats, | |
1377 | }, | |
40cab9f1 KH |
1378 | { |
1379 | .get_num_stats = mlx5e_grp_vport_get_num_stats, | |
1380 | .fill_strings = mlx5e_grp_vport_fill_strings, | |
1381 | .fill_stats = mlx5e_grp_vport_fill_stats, | |
19386177 KH |
1382 | .update_stats_mask = MLX5E_NDO_UPDATE_STATS, |
1383 | .update_stats = mlx5e_grp_vport_update_stats, | |
40cab9f1 | 1384 | }, |
6e6ef814 KH |
1385 | { |
1386 | .get_num_stats = mlx5e_grp_802_3_get_num_stats, | |
1387 | .fill_strings = mlx5e_grp_802_3_fill_strings, | |
1388 | .fill_stats = mlx5e_grp_802_3_fill_stats, | |
19386177 KH |
1389 | .update_stats_mask = MLX5E_NDO_UPDATE_STATS, |
1390 | .update_stats = mlx5e_grp_802_3_update_stats, | |
6e6ef814 | 1391 | }, |
fc8e64a3 KH |
1392 | { |
1393 | .get_num_stats = mlx5e_grp_2863_get_num_stats, | |
1394 | .fill_strings = mlx5e_grp_2863_fill_strings, | |
1395 | .fill_stats = mlx5e_grp_2863_fill_stats, | |
19386177 | 1396 | .update_stats = mlx5e_grp_2863_update_stats, |
fc8e64a3 | 1397 | }, |
e0e0def9 KH |
1398 | { |
1399 | .get_num_stats = mlx5e_grp_2819_get_num_stats, | |
1400 | .fill_strings = mlx5e_grp_2819_fill_strings, | |
1401 | .fill_stats = mlx5e_grp_2819_fill_stats, | |
19386177 | 1402 | .update_stats = mlx5e_grp_2819_update_stats, |
e0e0def9 | 1403 | }, |
2e4df0b2 KH |
1404 | { |
1405 | .get_num_stats = mlx5e_grp_phy_get_num_stats, | |
1406 | .fill_strings = mlx5e_grp_phy_fill_strings, | |
1407 | .fill_stats = mlx5e_grp_phy_fill_stats, | |
19386177 | 1408 | .update_stats = mlx5e_grp_phy_update_stats, |
2e4df0b2 | 1409 | }, |
3488bd4c KH |
1410 | { |
1411 | .get_num_stats = mlx5e_grp_eth_ext_get_num_stats, | |
1412 | .fill_strings = mlx5e_grp_eth_ext_fill_strings, | |
1413 | .fill_stats = mlx5e_grp_eth_ext_fill_stats, | |
19386177 | 1414 | .update_stats = mlx5e_grp_eth_ext_update_stats, |
9fd2b5f1 KH |
1415 | }, |
1416 | { | |
1417 | .get_num_stats = mlx5e_grp_pcie_get_num_stats, | |
1418 | .fill_strings = mlx5e_grp_pcie_fill_strings, | |
1419 | .fill_stats = mlx5e_grp_pcie_fill_stats, | |
19386177 | 1420 | .update_stats = mlx5e_grp_pcie_update_stats, |
9fd2b5f1 | 1421 | }, |
e6000651 | 1422 | { |
a8984281 KH |
1423 | .get_num_stats = mlx5e_grp_per_prio_get_num_stats, |
1424 | .fill_strings = mlx5e_grp_per_prio_fill_strings, | |
1425 | .fill_stats = mlx5e_grp_per_prio_fill_stats, | |
19386177 | 1426 | .update_stats = mlx5e_grp_per_prio_update_stats, |
4377bea2 | 1427 | }, |
0e6f01a4 KH |
1428 | { |
1429 | .get_num_stats = mlx5e_grp_pme_get_num_stats, | |
1430 | .fill_strings = mlx5e_grp_pme_fill_strings, | |
1431 | .fill_stats = mlx5e_grp_pme_fill_stats, | |
1432 | }, | |
e185d43f KH |
1433 | { |
1434 | .get_num_stats = mlx5e_grp_ipsec_get_num_stats, | |
1435 | .fill_strings = mlx5e_grp_ipsec_fill_strings, | |
1436 | .fill_stats = mlx5e_grp_ipsec_fill_stats, | |
19386177 | 1437 | .update_stats = mlx5e_grp_ipsec_update_stats, |
e185d43f | 1438 | }, |
43585a41 IL |
1439 | { |
1440 | .get_num_stats = mlx5e_grp_tls_get_num_stats, | |
1441 | .fill_strings = mlx5e_grp_tls_fill_strings, | |
1442 | .fill_stats = mlx5e_grp_tls_fill_stats, | |
1443 | }, | |
1fe85006 KH |
1444 | { |
1445 | .get_num_stats = mlx5e_grp_channels_get_num_stats, | |
1446 | .fill_strings = mlx5e_grp_channels_fill_strings, | |
1447 | .fill_stats = mlx5e_grp_channels_fill_stats, | |
1448 | } | |
c0752f2b KH |
1449 | }; |
1450 | ||
1451 | const int mlx5e_num_stats_grps = ARRAY_SIZE(mlx5e_stats_grps); |