projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
mlx4: Modify proxy/tunnel QP mechanism so that guests do no calculations
[linux-2.6-block.git] / drivers / net / ethernet / mellanox / mlx4 / main.c
CommitLineData
225c7b1f
RD		 1/*
2 * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved.
3 * Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved.
51a379d0 4 * Copyright (c) 2005, 2006, 2007, 2008 Mellanox Technologies. All rights reserved.
225c7b1f
RD		 5 * Copyright (c) 2006, 2007 Cisco Systems, Inc. All rights reserved.
6 *
7 * This software is available to you under a choice of one of two
8 * licenses. You may choose to be licensed under the terms of the GNU
9 * General Public License (GPL) Version 2, available from the file
10 * COPYING in the main directory of this source tree, or the
11 * OpenIB.org BSD license below:
12 *
13 * Redistribution and use in source and binary forms, with or
14 * without modification, are permitted provided that the following
15 * conditions are met:
16 *
17 * - Redistributions of source code must retain the above
18 * copyright notice, this list of conditions and the following
19 * disclaimer.
20 *
21 * - Redistributions in binary form must reproduce the above
22 * copyright notice, this list of conditions and the following
23 * disclaimer in the documentation and/or other materials
24 * provided with the distribution.
25 *
26 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
27 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
28 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
29 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
30 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
31 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
32 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
33 * SOFTWARE.
34 */
35
36#include <linux/module.h>
37#include <linux/init.h>
38#include <linux/errno.h>
39#include <linux/pci.h>
40#include <linux/dma-mapping.h>
5a0e3ad6 41#include <linux/slab.h>
c1b43dca 42#include <linux/io-mapping.h>
ab9c17a0 43#include <linux/delay.h>
90b1ebe7 44#include <linux/netdevice.h>
225c7b1f
RD		 45
46#include <linux/mlx4/device.h>
47#include <linux/mlx4/doorbell.h>
48
49#include "mlx4.h"
50#include "fw.h"
51#include "icm.h"
52
53MODULE_AUTHOR("Roland Dreier");
54MODULE_DESCRIPTION("Mellanox ConnectX HCA low-level driver");
55MODULE_LICENSE("Dual BSD/GPL");
56MODULE_VERSION(DRV_VERSION);
57
27bf91d6
YP		 58struct workqueue_struct *mlx4_wq;
59
225c7b1f
RD		 60#ifdef CONFIG_MLX4_DEBUG
61
62int mlx4_debug_level = 0;
63module_param_named(debug_level, mlx4_debug_level, int, 0644);
64MODULE_PARM_DESC(debug_level, "Enable debug tracing if > 0");
65
66#endif /* CONFIG_MLX4_DEBUG */
67
68#ifdef CONFIG_PCI_MSI
69
08fb1055 70static int msi_x = 1;
225c7b1f
RD		 71module_param(msi_x, int, 0444);
72MODULE_PARM_DESC(msi_x, "attempt to use MSI-X if nonzero");
73
74#else /* CONFIG_PCI_MSI */
75
76#define msi_x (0)
77
78#endif /* CONFIG_PCI_MSI */
79
ab9c17a0
JM		 80static int num_vfs;
81module_param(num_vfs, int, 0444);
82MODULE_PARM_DESC(num_vfs, "enable #num_vfs functions if num_vfs > 0");
83
84static int probe_vf;
85module_param(probe_vf, int, 0644);
86MODULE_PARM_DESC(probe_vf, "number of vfs to probe by pf driver (num_vfs > 0)");
87
0ec2c0f8
EE		 88int mlx4_log_num_mgm_entry_size = 10;
89module_param_named(log_num_mgm_entry_size,
90 mlx4_log_num_mgm_entry_size, int, 0444);
91MODULE_PARM_DESC(log_num_mgm_entry_size, "log mgm size, that defines the num"
92 " of qp per mcg, for example:"
93 " 10 gives 248.range: 9<="
0ff1fb65
HHZ		 94 " log_num_mgm_entry_size <= 12."
95 " Not in use with device managed"
96 " flow steering");
0ec2c0f8 97
ab9c17a0
JM		 98#define MLX4_VF (1 << 0)
99
100#define HCA_GLOBAL_CAP_MASK 0
101#define PF_CONTEXT_BEHAVIOUR_MASK 0
102
f33afc26 103static char mlx4_version[] __devinitdata =
225c7b1f
RD		 104 DRV_NAME ": Mellanox ConnectX core driver v"
105 DRV_VERSION " (" DRV_RELDATE ")\n";
106
107static struct mlx4_profile default_profile = {
ab9c17a0 108 .num_qp = 1 << 18,
225c7b1f 109 .num_srq = 1 << 16,
c9f2ba5e 110 .rdmarc_per_qp = 1 << 4,
225c7b1f
RD		 111 .num_cq = 1 << 16,
112 .num_mcg = 1 << 13,
ab9c17a0 113 .num_mpt = 1 << 19,
9fd7a1e1 114 .num_mtt = 1 << 20, /* It is really num mtt segements */
225c7b1f
RD		 115};
116
ab9c17a0 117static int log_num_mac = 7;
93fc9e1b
YP		 118module_param_named(log_num_mac, log_num_mac, int, 0444);
119MODULE_PARM_DESC(log_num_mac, "Log2 max number of MACs per ETH port (1-7)");
120
121static int log_num_vlan;
122module_param_named(log_num_vlan, log_num_vlan, int, 0444);
123MODULE_PARM_DESC(log_num_vlan, "Log2 max number of VLANs per ETH port (0-7)");
cb29688a
OG		 124/* Log2 max number of VLANs per ETH port (0-7) */
125#define MLX4_LOG_NUM_VLANS 7
93fc9e1b 126
eb939922 127static bool use_prio;
93fc9e1b
YP		 128module_param_named(use_prio, use_prio, bool, 0444);
129MODULE_PARM_DESC(use_prio, "Enable steering by VLAN priority on ETH ports "
130 "(0/1, default 0)");
131
2b8fb286 132int log_mtts_per_seg = ilog2(MLX4_MTT_ENTRY_PER_SEG);
ab6bf42e 133module_param_named(log_mtts_per_seg, log_mtts_per_seg, int, 0444);
0498628f 134MODULE_PARM_DESC(log_mtts_per_seg, "Log2 number of MTT entries per segment (1-7)");
ab6bf42e 135
8d0fc7b6 136static int port_type_array[2] = {MLX4_PORT_TYPE_NONE, MLX4_PORT_TYPE_NONE};
ab9c17a0
JM		 137static int arr_argc = 2;
138module_param_array(port_type_array, int, &arr_argc, 0444);
8d0fc7b6
YP		 139MODULE_PARM_DESC(port_type_array, "Array of port types: HW_DEFAULT (0) is default "
140 "1 for IB, 2 for Ethernet");
ab9c17a0
JM		 141
142struct mlx4_port_config {
143 struct list_head list;
144 enum mlx4_port_type port_type[MLX4_MAX_PORTS + 1];
145 struct pci_dev *pdev;
146};
147
27bf91d6
YP		 148int mlx4_check_port_params(struct mlx4_dev *dev,
149 enum mlx4_port_type *port_type)
7ff93f8b
YP		 150{
151 int i;
152
153 for (i = 0; i < dev->caps.num_ports - 1; i++) {
27bf91d6
YP		 154 if (port_type[i] != port_type[i + 1]) {
155 if (!(dev->caps.flags & MLX4_DEV_CAP_FLAG_DPDP)) {
156 mlx4_err(dev, "Only same port types supported "
157 "on this HCA, aborting.\n");
158 return -EINVAL;
159 }
7ff93f8b
YP		 160 }
161 }
7ff93f8b
YP		 162
163 for (i = 0; i < dev->caps.num_ports; i++) {
164 if (!(port_type[i] & dev->caps.supported_type[i+1])) {
165 mlx4_err(dev, "Requested port type for port %d is not "
166 "supported on this HCA\n", i + 1);
167 return -EINVAL;
168 }
169 }
170 return 0;
171}
172
173static void mlx4_set_port_mask(struct mlx4_dev *dev)
174{
175 int i;
176
7ff93f8b 177 for (i = 1; i <= dev->caps.num_ports; ++i)
65dab25d 178 dev->caps.port_mask[i] = dev->caps.port_type[i];
7ff93f8b 179}
f2a3f6a3 180
3d73c288 181static int mlx4_dev_cap(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap)
225c7b1f
RD		 182{
183 int err;
5ae2a7a8 184 int i;
225c7b1f
RD		 185
186 err = mlx4_QUERY_DEV_CAP(dev, dev_cap);
187 if (err) {
188 mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting.\n");
189 return err;
190 }
191
192 if (dev_cap->min_page_sz > PAGE_SIZE) {
193 mlx4_err(dev, "HCA minimum page size of %d bigger than "
194 "kernel PAGE_SIZE of %ld, aborting.\n",
195 dev_cap->min_page_sz, PAGE_SIZE);
196 return -ENODEV;
197 }
198 if (dev_cap->num_ports > MLX4_MAX_PORTS) {
199 mlx4_err(dev, "HCA has %d ports, but we only support %d, "
200 "aborting.\n",
201 dev_cap->num_ports, MLX4_MAX_PORTS);
202 return -ENODEV;
203 }
204
205 if (dev_cap->uar_size > pci_resource_len(dev->pdev, 2)) {
206 mlx4_err(dev, "HCA reported UAR size of 0x%x bigger than "
207 "PCI resource 2 size of 0x%llx, aborting.\n",
208 dev_cap->uar_size,
209 (unsigned long long) pci_resource_len(dev->pdev, 2));
210 return -ENODEV;
211 }
212
213 dev->caps.num_ports = dev_cap->num_ports;
3fc929e2 214 dev->phys_caps.num_phys_eqs = MLX4_MAX_EQ_NUM;
5ae2a7a8
RD		 215 for (i = 1; i <= dev->caps.num_ports; ++i) {
216 dev->caps.vl_cap[i] = dev_cap->max_vl[i];
b79acb49 217 dev->caps.ib_mtu_cap[i] = dev_cap->ib_mtu[i];
6634961c
JM		 218 dev->phys_caps.gid_phys_table_len[i] = dev_cap->max_gids[i];
219 dev->phys_caps.pkey_phys_table_len[i] = dev_cap->max_pkeys[i];
220 /* set gid and pkey table operating lengths by default
221 * to non-sriov values */
5ae2a7a8
RD		 222 dev->caps.gid_table_len[i] = dev_cap->max_gids[i];
223 dev->caps.pkey_table_len[i] = dev_cap->max_pkeys[i];
224 dev->caps.port_width_cap[i] = dev_cap->max_port_width[i];
b79acb49
YP		 225 dev->caps.eth_mtu_cap[i] = dev_cap->eth_mtu[i];
226 dev->caps.def_mac[i] = dev_cap->def_mac[i];
7ff93f8b 227 dev->caps.supported_type[i] = dev_cap->supported_port_types[i];
8d0fc7b6
YP		 228 dev->caps.suggested_type[i] = dev_cap->suggested_type[i];
229 dev->caps.default_sense[i] = dev_cap->default_sense[i];
7699517d
YP		 230 dev->caps.trans_type[i] = dev_cap->trans_type[i];
231 dev->caps.vendor_oui[i] = dev_cap->vendor_oui[i];
232 dev->caps.wavelength[i] = dev_cap->wavelength[i];
233 dev->caps.trans_code[i] = dev_cap->trans_code[i];
5ae2a7a8
RD		 234 }
235
ab9c17a0 236 dev->caps.uar_page_size = PAGE_SIZE;
225c7b1f 237 dev->caps.num_uars = dev_cap->uar_size / PAGE_SIZE;
225c7b1f
RD		 238 dev->caps.local_ca_ack_delay = dev_cap->local_ca_ack_delay;
239 dev->caps.bf_reg_size = dev_cap->bf_reg_size;
240 dev->caps.bf_regs_per_page = dev_cap->bf_regs_per_page;
241 dev->caps.max_sq_sg = dev_cap->max_sq_sg;
242 dev->caps.max_rq_sg = dev_cap->max_rq_sg;
243 dev->caps.max_wqes = dev_cap->max_qp_sz;
244 dev->caps.max_qp_init_rdma = dev_cap->max_requester_per_qp;
225c7b1f
RD		 245 dev->caps.max_srq_wqes = dev_cap->max_srq_sz;
246 dev->caps.max_srq_sge = dev_cap->max_rq_sg - 1;
247 dev->caps.reserved_srqs = dev_cap->reserved_srqs;
248 dev->caps.max_sq_desc_sz = dev_cap->max_sq_desc_sz;
249 dev->caps.max_rq_desc_sz = dev_cap->max_rq_desc_sz;
225c7b1f
RD		 250 /*
251 * Subtract 1 from the limit because we need to allocate a
252 * spare CQE so the HCA HW can tell the difference between an
253 * empty CQ and a full CQ.
254 */
255 dev->caps.max_cqes = dev_cap->max_cq_sz - 1;
256 dev->caps.reserved_cqs = dev_cap->reserved_cqs;
257 dev->caps.reserved_eqs = dev_cap->reserved_eqs;
2b8fb286 258 dev->caps.reserved_mtts = dev_cap->reserved_mtts;
225c7b1f 259 dev->caps.reserved_mrws = dev_cap->reserved_mrws;
ab9c17a0
JM		 260
261 /* The first 128 UARs are used for EQ doorbells */
262 dev->caps.reserved_uars = max_t(int, 128, dev_cap->reserved_uars);
225c7b1f 263 dev->caps.reserved_pds = dev_cap->reserved_pds;
012a8ff5
SH		 264 dev->caps.reserved_xrcds = (dev->caps.flags & MLX4_DEV_CAP_FLAG_XRC) ?
265 dev_cap->reserved_xrcds : 0;
266 dev->caps.max_xrcds = (dev->caps.flags & MLX4_DEV_CAP_FLAG_XRC) ?
267 dev_cap->max_xrcds : 0;
2b8fb286
MA		 268 dev->caps.mtt_entry_sz = dev_cap->mtt_entry_sz;
269
149983af 270 dev->caps.max_msg_sz = dev_cap->max_msg_sz;
225c7b1f
RD		 271 dev->caps.page_size_cap = ~(u32) (dev_cap->min_page_sz - 1);
272 dev->caps.flags = dev_cap->flags;
b3416f44 273 dev->caps.flags2 = dev_cap->flags2;
95d04f07
RD		 274 dev->caps.bmme_flags = dev_cap->bmme_flags;
275 dev->caps.reserved_lkey = dev_cap->reserved_lkey;
225c7b1f 276 dev->caps.stat_rate_support = dev_cap->stat_rate_support;
b832be1e 277 dev->caps.max_gso_sz = dev_cap->max_gso_sz;
b3416f44 278 dev->caps.max_rss_tbl_sz = dev_cap->max_rss_tbl_sz;
225c7b1f 279
0ff1fb65
HHZ		 280 if (dev_cap->flags2 & MLX4_DEV_CAP_FLAG2_FS_EN) {
281 dev->caps.steering_mode = MLX4_STEERING_MODE_DEVICE_MANAGED;
282 dev->caps.num_qp_per_mgm = dev_cap->fs_max_num_qp_per_entry;
283 dev->caps.fs_log_max_ucast_qp_range_size =
284 dev_cap->fs_log_max_ucast_qp_range_size;
c96d97f4 285 } else {
0ff1fb65
HHZ		 286 if (dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_UC_STEER &&
287 dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_MC_STEER) {
288 dev->caps.steering_mode = MLX4_STEERING_MODE_B0;
289 } else {
290 dev->caps.steering_mode = MLX4_STEERING_MODE_A0;
c96d97f4 291
0ff1fb65
HHZ		 292 if (dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_UC_STEER ||
293 dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_MC_STEER)
294 mlx4_warn(dev, "Must have UC_STEER and MC_STEER flags "
295 "set to use B0 steering. Falling back to A0 steering mode.\n");
296 }
297 dev->caps.num_qp_per_mgm = mlx4_get_qp_per_mgm(dev);
c96d97f4
HHZ		 298 }
299 mlx4_dbg(dev, "Steering mode is: %s\n",
300 mlx4_steering_mode_str(dev->caps.steering_mode));
c96d97f4 301
58a60168
YP		 302 /* Sense port always allowed on supported devices for ConnectX1 and 2 */
303 if (dev->pdev->device != 0x1003)
304 dev->caps.flags |= MLX4_DEV_CAP_FLAG_SENSE_SUPPORT;
305
93fc9e1b 306 dev->caps.log_num_macs = log_num_mac;
cb29688a 307 dev->caps.log_num_vlans = MLX4_LOG_NUM_VLANS;
93fc9e1b
YP		 308 dev->caps.log_num_prios = use_prio ? 3 : 0;
309
310 for (i = 1; i <= dev->caps.num_ports; ++i) {
ab9c17a0
JM		 311 dev->caps.port_type[i] = MLX4_PORT_TYPE_NONE;
312 if (dev->caps.supported_type[i]) {
313 /* if only ETH is supported - assign ETH */
314 if (dev->caps.supported_type[i] == MLX4_PORT_TYPE_ETH)
315 dev->caps.port_type[i] = MLX4_PORT_TYPE_ETH;
105c320f 316 /* if only IB is supported, assign IB */
ab9c17a0 317 else if (dev->caps.supported_type[i] ==
105c320f
JM		 318 MLX4_PORT_TYPE_IB)
319 dev->caps.port_type[i] = MLX4_PORT_TYPE_IB;
ab9c17a0 320 else {
105c320f
JM		 321 /* if IB and ETH are supported, we set the port
322 * type according to user selection of port type;
323 * if user selected none, take the FW hint */
324 if (port_type_array[i - 1] == MLX4_PORT_TYPE_NONE)
8d0fc7b6
YP		 325 dev->caps.port_type[i] = dev->caps.suggested_type[i] ?
326 MLX4_PORT_TYPE_ETH : MLX4_PORT_TYPE_IB;
ab9c17a0 327 else
105c320f 328 dev->caps.port_type[i] = port_type_array[i - 1];
ab9c17a0
JM		 329 }
330 }
8d0fc7b6
YP		 331 /*
332 * Link sensing is allowed on the port if 3 conditions are true:
333 * 1. Both protocols are supported on the port.
334 * 2. Different types are supported on the port
335 * 3. FW declared that it supports link sensing
336 */
27bf91d6 337 mlx4_priv(dev)->sense.sense_allowed[i] =
58a60168 338 ((dev->caps.supported_type[i] == MLX4_PORT_TYPE_AUTO) &&
8d0fc7b6 339 (dev->caps.flags & MLX4_DEV_CAP_FLAG_DPDP) &&
58a60168 340 (dev->caps.flags & MLX4_DEV_CAP_FLAG_SENSE_SUPPORT));
7ff93f8b 341
8d0fc7b6
YP		 342 /*
343 * If "default_sense" bit is set, we move the port to "AUTO" mode
344 * and perform sense_port FW command to try and set the correct
345 * port type from beginning
346 */
46c46747 347 if (mlx4_priv(dev)->sense.sense_allowed[i] && dev->caps.default_sense[i]) {
8d0fc7b6
YP		 348 enum mlx4_port_type sensed_port = MLX4_PORT_TYPE_NONE;
349 dev->caps.possible_type[i] = MLX4_PORT_TYPE_AUTO;
350 mlx4_SENSE_PORT(dev, i, &sensed_port);
351 if (sensed_port != MLX4_PORT_TYPE_NONE)
352 dev->caps.port_type[i] = sensed_port;
353 } else {
354 dev->caps.possible_type[i] = dev->caps.port_type[i];
355 }
356
93fc9e1b
YP		 357 if (dev->caps.log_num_macs > dev_cap->log_max_macs[i]) {
358 dev->caps.log_num_macs = dev_cap->log_max_macs[i];
359 mlx4_warn(dev, "Requested number of MACs is too much "
360 "for port %d, reducing to %d.\n",
361 i, 1 << dev->caps.log_num_macs);
362 }
363 if (dev->caps.log_num_vlans > dev_cap->log_max_vlans[i]) {
364 dev->caps.log_num_vlans = dev_cap->log_max_vlans[i];
365 mlx4_warn(dev, "Requested number of VLANs is too much "
366 "for port %d, reducing to %d.\n",
367 i, 1 << dev->caps.log_num_vlans);
368 }
369 }
370
f2a3f6a3
OG		 371 dev->caps.max_counters = 1 << ilog2(dev_cap->max_counters);
372
93fc9e1b
YP		 373 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW] = dev_cap->reserved_qps;
374 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_ETH_ADDR] =
375 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_ADDR] =
376 (1 << dev->caps.log_num_macs) *
377 (1 << dev->caps.log_num_vlans) *
378 (1 << dev->caps.log_num_prios) *
379 dev->caps.num_ports;
380 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_EXCH] = MLX4_NUM_FEXCH;
381
382 dev->caps.reserved_qps = dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW] +
383 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_ETH_ADDR] +
384 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_ADDR] +
385 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FC_EXCH];
386
e2c76824 387 dev->caps.sqp_demux = (mlx4_is_master(dev)) ? MLX4_MAX_NUM_SLAVES : 0;
225c7b1f
RD		 388 return 0;
389}
ab9c17a0
JM		 390/*The function checks if there are live vf, return the num of them*/
391static int mlx4_how_many_lives_vf(struct mlx4_dev *dev)
392{
393 struct mlx4_priv *priv = mlx4_priv(dev);
394 struct mlx4_slave_state *s_state;
395 int i;
396 int ret = 0;
397
398 for (i = 1/*the ppf is 0*/; i < dev->num_slaves; ++i) {
399 s_state = &priv->mfunc.master.slave_state[i];
400 if (s_state->active && s_state->last_cmd !=
401 MLX4_COMM_CMD_RESET) {
402 mlx4_warn(dev, "%s: slave: %d is still active\n",
403 __func__, i);
404 ret++;
405 }
406 }
407 return ret;
408}
409
396f2feb
JM		 410int mlx4_get_parav_qkey(struct mlx4_dev *dev, u32 qpn, u32 *qkey)
411{
412 u32 qk = MLX4_RESERVED_QKEY_BASE;
47605df9
JM		 413
414 if (qpn >= dev->phys_caps.base_tunnel_sqpn + 8 * MLX4_MFUNC_MAX ||
415 qpn < dev->phys_caps.base_proxy_sqpn)
396f2feb
JM		 416 return -EINVAL;
417
47605df9 418 if (qpn >= dev->phys_caps.base_tunnel_sqpn)
396f2feb 419 /* tunnel qp */
47605df9 420 qk += qpn - dev->phys_caps.base_tunnel_sqpn;
396f2feb 421 else
47605df9 422 qk += qpn - dev->phys_caps.base_proxy_sqpn;
396f2feb
JM		 423 *qkey = qk;
424 return 0;
425}
426EXPORT_SYMBOL(mlx4_get_parav_qkey);
427
54679e14
JM		 428void mlx4_sync_pkey_table(struct mlx4_dev *dev, int slave, int port, int i, int val)
429{
430 struct mlx4_priv *priv = container_of(dev, struct mlx4_priv, dev);
431
432 if (!mlx4_is_master(dev))
433 return;
434
435 priv->virt2phys_pkey[slave][port - 1][i] = val;
436}
437EXPORT_SYMBOL(mlx4_sync_pkey_table);
438
afa8fd1d
JM		 439void mlx4_put_slave_node_guid(struct mlx4_dev *dev, int slave, __be64 guid)
440{
441 struct mlx4_priv *priv = container_of(dev, struct mlx4_priv, dev);
442
443 if (!mlx4_is_master(dev))
444 return;
445
446 priv->slave_node_guids[slave] = guid;
447}
448EXPORT_SYMBOL(mlx4_put_slave_node_guid);
449
450__be64 mlx4_get_slave_node_guid(struct mlx4_dev *dev, int slave)
451{
452 struct mlx4_priv *priv = container_of(dev, struct mlx4_priv, dev);
453
454 if (!mlx4_is_master(dev))
455 return 0;
456
457 return priv->slave_node_guids[slave];
458}
459EXPORT_SYMBOL(mlx4_get_slave_node_guid);
460
e10903b0 461int mlx4_is_slave_active(struct mlx4_dev *dev, int slave)
ab9c17a0
JM		 462{
463 struct mlx4_priv *priv = mlx4_priv(dev);
464 struct mlx4_slave_state *s_slave;
465
466 if (!mlx4_is_master(dev))
467 return 0;
468
469 s_slave = &priv->mfunc.master.slave_state[slave];
470 return !!s_slave->active;
471}
472EXPORT_SYMBOL(mlx4_is_slave_active);
473
474static int mlx4_slave_cap(struct mlx4_dev *dev)
475{
476 int err;
477 u32 page_size;
478 struct mlx4_dev_cap dev_cap;
479 struct mlx4_func_cap func_cap;
480 struct mlx4_init_hca_param hca_param;
481 int i;
482
483 memset(&hca_param, 0, sizeof(hca_param));
484 err = mlx4_QUERY_HCA(dev, &hca_param);
485 if (err) {
486 mlx4_err(dev, "QUERY_HCA command failed, aborting.\n");
487 return err;
488 }
489
490 /*fail if the hca has an unknown capability */
491 if ((hca_param.global_caps | HCA_GLOBAL_CAP_MASK) !=
492 HCA_GLOBAL_CAP_MASK) {
493 mlx4_err(dev, "Unknown hca global capabilities\n");
494 return -ENOSYS;
495 }
496
497 mlx4_log_num_mgm_entry_size = hca_param.log_mc_entry_sz;
498
499 memset(&dev_cap, 0, sizeof(dev_cap));
b91cb3eb 500 dev->caps.max_qp_dest_rdma = 1 << hca_param.log_rd_per_qp;
ab9c17a0
JM		 501 err = mlx4_dev_cap(dev, &dev_cap);
502 if (err) {
503 mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting.\n");
504 return err;
505 }
506
b91cb3eb
JM		 507 err = mlx4_QUERY_FW(dev);
508 if (err)
509 mlx4_err(dev, "QUERY_FW command failed: could not get FW version.\n");
510
ab9c17a0
JM		 511 page_size = ~dev->caps.page_size_cap + 1;
512 mlx4_warn(dev, "HCA minimum page size:%d\n", page_size);
513 if (page_size > PAGE_SIZE) {
514 mlx4_err(dev, "HCA minimum page size of %d bigger than "
515 "kernel PAGE_SIZE of %ld, aborting.\n",
516 page_size, PAGE_SIZE);
517 return -ENODEV;
518 }
519
520 /* slave gets uar page size from QUERY_HCA fw command */
521 dev->caps.uar_page_size = 1 << (hca_param.uar_page_sz + 12);
522
523 /* TODO: relax this assumption */
524 if (dev->caps.uar_page_size != PAGE_SIZE) {
525 mlx4_err(dev, "UAR size:%d != kernel PAGE_SIZE of %ld\n",
526 dev->caps.uar_page_size, PAGE_SIZE);
527 return -ENODEV;
528 }
529
530 memset(&func_cap, 0, sizeof(func_cap));
47605df9 531 err = mlx4_QUERY_FUNC_CAP(dev, 0, &func_cap);
ab9c17a0 532 if (err) {
47605df9
JM		 533 mlx4_err(dev, "QUERY_FUNC_CAP general command failed, aborting (%d).\n",
534 err);
ab9c17a0
JM		 535 return err;
536 }
537
538 if ((func_cap.pf_context_behaviour | PF_CONTEXT_BEHAVIOUR_MASK) !=
539 PF_CONTEXT_BEHAVIOUR_MASK) {
540 mlx4_err(dev, "Unknown pf context behaviour\n");
541 return -ENOSYS;
542 }
543
ab9c17a0
JM		 544 dev->caps.num_ports = func_cap.num_ports;
545 dev->caps.num_qps = func_cap.qp_quota;
546 dev->caps.num_srqs = func_cap.srq_quota;
547 dev->caps.num_cqs = func_cap.cq_quota;
548 dev->caps.num_eqs = func_cap.max_eq;
549 dev->caps.reserved_eqs = func_cap.reserved_eq;
550 dev->caps.num_mpts = func_cap.mpt_quota;
551 dev->caps.num_mtts = func_cap.mtt_quota;
552 dev->caps.num_pds = MLX4_NUM_PDS;
553 dev->caps.num_mgms = 0;
554 dev->caps.num_amgms = 0;
555
ab9c17a0
JM		 556 if (dev->caps.num_ports > MLX4_MAX_PORTS) {
557 mlx4_err(dev, "HCA has %d ports, but we only support %d, "
558 "aborting.\n", dev->caps.num_ports, MLX4_MAX_PORTS);
559 return -ENODEV;
560 }
561
47605df9
JM		 562 dev->caps.qp0_tunnel = kcalloc(dev->caps.num_ports, sizeof (u32), GFP_KERNEL);
563 dev->caps.qp0_proxy = kcalloc(dev->caps.num_ports, sizeof (u32), GFP_KERNEL);
564 dev->caps.qp1_tunnel = kcalloc(dev->caps.num_ports, sizeof (u32), GFP_KERNEL);
565 dev->caps.qp1_proxy = kcalloc(dev->caps.num_ports, sizeof (u32), GFP_KERNEL);
566
567 if (!dev->caps.qp0_tunnel || !dev->caps.qp0_proxy ||
568 !dev->caps.qp1_tunnel || !dev->caps.qp1_proxy) {
569 err = -ENOMEM;
570 goto err_mem;
571 }
572
6634961c 573 for (i = 1; i <= dev->caps.num_ports; ++i) {
47605df9
JM		 574 err = mlx4_QUERY_FUNC_CAP(dev, (u32) i, &func_cap);
575 if (err) {
576 mlx4_err(dev, "QUERY_FUNC_CAP port command failed for"
577 " port %d, aborting (%d).\n", i, err);
578 goto err_mem;
579 }
580 dev->caps.qp0_tunnel[i - 1] = func_cap.qp0_tunnel_qpn;
581 dev->caps.qp0_proxy[i - 1] = func_cap.qp0_proxy_qpn;
582 dev->caps.qp1_tunnel[i - 1] = func_cap.qp1_tunnel_qpn;
583 dev->caps.qp1_proxy[i - 1] = func_cap.qp1_proxy_qpn;
6230bb23 584 dev->caps.port_mask[i] = dev->caps.port_type[i];
6634961c
JM		 585 if (mlx4_get_slave_pkey_gid_tbl_len(dev, i,
586 &dev->caps.gid_table_len[i],
587 &dev->caps.pkey_table_len[i]))
47605df9 588 goto err_mem;
6634961c 589 }
6230bb23 590
ab9c17a0
JM		 591 if (dev->caps.uar_page_size * (dev->caps.num_uars -
592 dev->caps.reserved_uars) >
593 pci_resource_len(dev->pdev, 2)) {
594 mlx4_err(dev, "HCA reported UAR region size of 0x%x bigger than "
595 "PCI resource 2 size of 0x%llx, aborting.\n",
596 dev->caps.uar_page_size * dev->caps.num_uars,
597 (unsigned long long) pci_resource_len(dev->pdev, 2));
47605df9 598 goto err_mem;
ab9c17a0
JM		 599 }
600
ab9c17a0 601 return 0;
47605df9
JM		 602
603err_mem:
604 kfree(dev->caps.qp0_tunnel);
605 kfree(dev->caps.qp0_proxy);
606 kfree(dev->caps.qp1_tunnel);
607 kfree(dev->caps.qp1_proxy);
608 dev->caps.qp0_tunnel = dev->caps.qp0_proxy =
609 dev->caps.qp1_tunnel = dev->caps.qp1_proxy = NULL;
610
611 return err;
ab9c17a0 612}
225c7b1f 613
7ff93f8b
YP		 614/*
615 * Change the port configuration of the device.
616 * Every user of this function must hold the port mutex.
617 */
27bf91d6
YP		 618int mlx4_change_port_types(struct mlx4_dev *dev,
619 enum mlx4_port_type *port_types)
7ff93f8b
YP		 620{
621 int err = 0;
622 int change = 0;
623 int port;
624
625 for (port = 0; port < dev->caps.num_ports; port++) {
27bf91d6
YP		 626 /* Change the port type only if the new type is different
627 * from the current, and not set to Auto */
3d8f9308 628 if (port_types[port] != dev->caps.port_type[port + 1])
7ff93f8b 629 change = 1;
7ff93f8b
YP		 630 }
631 if (change) {
632 mlx4_unregister_device(dev);
633 for (port = 1; port <= dev->caps.num_ports; port++) {
634 mlx4_CLOSE_PORT(dev, port);
1e0f03d5 635 dev->caps.port_type[port] = port_types[port - 1];
6634961c 636 err = mlx4_SET_PORT(dev, port, -1);
7ff93f8b
YP		 637 if (err) {
638 mlx4_err(dev, "Failed to set port %d, "
639 "aborting\n", port);
640 goto out;
641 }
642 }
643 mlx4_set_port_mask(dev);
644 err = mlx4_register_device(dev);
645 }
646
647out:
648 return err;
649}
650
651static ssize_t show_port_type(struct device *dev,
652 struct device_attribute *attr,
653 char *buf)
654{
655 struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info,
656 port_attr);
657 struct mlx4_dev *mdev = info->dev;
27bf91d6
YP		 658 char type[8];
659
660 sprintf(type, "%s",
661 (mdev->caps.port_type[info->port] == MLX4_PORT_TYPE_IB) ?
662 "ib" : "eth");
663 if (mdev->caps.possible_type[info->port] == MLX4_PORT_TYPE_AUTO)
664 sprintf(buf, "auto (%s)\n", type);
665 else
666 sprintf(buf, "%s\n", type);
7ff93f8b 667
27bf91d6 668 return strlen(buf);
7ff93f8b
YP		 669}
670
671static ssize_t set_port_type(struct device *dev,
672 struct device_attribute *attr,
673 const char *buf, size_t count)
674{
675 struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info,
676 port_attr);
677 struct mlx4_dev *mdev = info->dev;
678 struct mlx4_priv *priv = mlx4_priv(mdev);
679 enum mlx4_port_type types[MLX4_MAX_PORTS];
27bf91d6 680 enum mlx4_port_type new_types[MLX4_MAX_PORTS];
7ff93f8b
YP		 681 int i;
682 int err = 0;
683
684 if (!strcmp(buf, "ib\n"))
685 info->tmp_type = MLX4_PORT_TYPE_IB;
686 else if (!strcmp(buf, "eth\n"))
687 info->tmp_type = MLX4_PORT_TYPE_ETH;
27bf91d6
YP		 688 else if (!strcmp(buf, "auto\n"))
689 info->tmp_type = MLX4_PORT_TYPE_AUTO;
7ff93f8b
YP		 690 else {
691 mlx4_err(mdev, "%s is not supported port type\n", buf);
692 return -EINVAL;
693 }
694
27bf91d6 695 mlx4_stop_sense(mdev);
7ff93f8b 696 mutex_lock(&priv->port_mutex);
27bf91d6
YP		 697 /* Possible type is always the one that was delivered */
698 mdev->caps.possible_type[info->port] = info->tmp_type;
699
700 for (i = 0; i < mdev->caps.num_ports; i++) {
7ff93f8b 701 types[i] = priv->port[i+1].tmp_type ? priv->port[i+1].tmp_type :
27bf91d6
YP		 702 mdev->caps.possible_type[i+1];
703 if (types[i] == MLX4_PORT_TYPE_AUTO)
704 types[i] = mdev->caps.port_type[i+1];
705 }
7ff93f8b 706
58a60168
YP		 707 if (!(mdev->caps.flags & MLX4_DEV_CAP_FLAG_DPDP) &&
708 !(mdev->caps.flags & MLX4_DEV_CAP_FLAG_SENSE_SUPPORT)) {
27bf91d6
YP		 709 for (i = 1; i <= mdev->caps.num_ports; i++) {
710 if (mdev->caps.possible_type[i] == MLX4_PORT_TYPE_AUTO) {
711 mdev->caps.possible_type[i] = mdev->caps.port_type[i];
712 err = -EINVAL;
713 }
714 }
715 }
716 if (err) {
717 mlx4_err(mdev, "Auto sensing is not supported on this HCA. "
718 "Set only 'eth' or 'ib' for both ports "
719 "(should be the same)\n");
720 goto out;
721 }
722
723 mlx4_do_sense_ports(mdev, new_types, types);
724
725 err = mlx4_check_port_params(mdev, new_types);
7ff93f8b
YP		 726 if (err)
727 goto out;
728
27bf91d6
YP		 729 /* We are about to apply the changes after the configuration
730 * was verified, no need to remember the temporary types
731 * any more */
732 for (i = 0; i < mdev->caps.num_ports; i++)
733 priv->port[i + 1].tmp_type = 0;
7ff93f8b 734
27bf91d6 735 err = mlx4_change_port_types(mdev, new_types);
7ff93f8b
YP		 736
737out:
27bf91d6 738 mlx4_start_sense(mdev);
7ff93f8b
YP		 739 mutex_unlock(&priv->port_mutex);
740 return err ? err : count;
741}
742
096335b3
OG		 743enum ibta_mtu {
744 IB_MTU_256 = 1,
745 IB_MTU_512 = 2,
746 IB_MTU_1024 = 3,
747 IB_MTU_2048 = 4,
748 IB_MTU_4096 = 5
749};
750
751static inline int int_to_ibta_mtu(int mtu)
752{
753 switch (mtu) {
754 case 256: return IB_MTU_256;
755 case 512: return IB_MTU_512;
756 case 1024: return IB_MTU_1024;
757 case 2048: return IB_MTU_2048;
758 case 4096: return IB_MTU_4096;
759 default: return -1;
760 }
761}
762
763static inline int ibta_mtu_to_int(enum ibta_mtu mtu)
764{
765 switch (mtu) {
766 case IB_MTU_256: return 256;
767 case IB_MTU_512: return 512;
768 case IB_MTU_1024: return 1024;
769 case IB_MTU_2048: return 2048;
770 case IB_MTU_4096: return 4096;
771 default: return -1;
772 }
773}
774
775static ssize_t show_port_ib_mtu(struct device *dev,
776 struct device_attribute *attr,
777 char *buf)
778{
779 struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info,
780 port_mtu_attr);
781 struct mlx4_dev *mdev = info->dev;
782
783 if (mdev->caps.port_type[info->port] == MLX4_PORT_TYPE_ETH)
784 mlx4_warn(mdev, "port level mtu is only used for IB ports\n");
785
786 sprintf(buf, "%d\n",
787 ibta_mtu_to_int(mdev->caps.port_ib_mtu[info->port]));
788 return strlen(buf);
789}
790
791static ssize_t set_port_ib_mtu(struct device *dev,
792 struct device_attribute *attr,
793 const char *buf, size_t count)
794{
795 struct mlx4_port_info *info = container_of(attr, struct mlx4_port_info,
796 port_mtu_attr);
797 struct mlx4_dev *mdev = info->dev;
798 struct mlx4_priv *priv = mlx4_priv(mdev);
799 int err, port, mtu, ibta_mtu = -1;
800
801 if (mdev->caps.port_type[info->port] == MLX4_PORT_TYPE_ETH) {
802 mlx4_warn(mdev, "port level mtu is only used for IB ports\n");
803 return -EINVAL;
804 }
805
806 err = sscanf(buf, "%d", &mtu);
807 if (err > 0)
808 ibta_mtu = int_to_ibta_mtu(mtu);
809
810 if (err <= 0 || ibta_mtu < 0) {
811 mlx4_err(mdev, "%s is invalid IBTA mtu\n", buf);
812 return -EINVAL;
813 }
814
815 mdev->caps.port_ib_mtu[info->port] = ibta_mtu;
816
817 mlx4_stop_sense(mdev);
818 mutex_lock(&priv->port_mutex);
819 mlx4_unregister_device(mdev);
820 for (port = 1; port <= mdev->caps.num_ports; port++) {
821 mlx4_CLOSE_PORT(mdev, port);
6634961c 822 err = mlx4_SET_PORT(mdev, port, -1);
096335b3
OG		 823 if (err) {
824 mlx4_err(mdev, "Failed to set port %d, "
825 "aborting\n", port);
826 goto err_set_port;
827 }
828 }
829 err = mlx4_register_device(mdev);
830err_set_port:
831 mutex_unlock(&priv->port_mutex);
832 mlx4_start_sense(mdev);
833 return err ? err : count;
834}
835
e8f9b2ed 836static int mlx4_load_fw(struct mlx4_dev *dev)
225c7b1f
RD		 837{
838 struct mlx4_priv *priv = mlx4_priv(dev);
839 int err;
840
841 priv->fw.fw_icm = mlx4_alloc_icm(dev, priv->fw.fw_pages,
5b0bf5e2 842 GFP_HIGHUSER | __GFP_NOWARN, 0);
225c7b1f
RD		 843 if (!priv->fw.fw_icm) {
844 mlx4_err(dev, "Couldn't allocate FW area, aborting.\n");
845 return -ENOMEM;
846 }
847
848 err = mlx4_MAP_FA(dev, priv->fw.fw_icm);
849 if (err) {
850 mlx4_err(dev, "MAP_FA command failed, aborting.\n");
851 goto err_free;
852 }
853
854 err = mlx4_RUN_FW(dev);
855 if (err) {
856 mlx4_err(dev, "RUN_FW command failed, aborting.\n");
857 goto err_unmap_fa;
858 }
859
860 return 0;
861
862err_unmap_fa:
863 mlx4_UNMAP_FA(dev);
864
865err_free:
5b0bf5e2 866 mlx4_free_icm(dev, priv->fw.fw_icm, 0);
225c7b1f
RD		 867 return err;
868}
869
e8f9b2ed
RD		 870static int mlx4_init_cmpt_table(struct mlx4_dev *dev, u64 cmpt_base,
871 int cmpt_entry_sz)
225c7b1f
RD		 872{
873 struct mlx4_priv *priv = mlx4_priv(dev);
874 int err;
ab9c17a0 875 int num_eqs;
225c7b1f
RD		 876
877 err = mlx4_init_icm_table(dev, &priv->qp_table.cmpt_table,
878 cmpt_base +
879 ((u64) (MLX4_CMPT_TYPE_QP *
880 cmpt_entry_sz) << MLX4_CMPT_SHIFT),
881 cmpt_entry_sz, dev->caps.num_qps,
93fc9e1b
YP		 882 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW],
883 0, 0);
225c7b1f
RD		 884 if (err)
885 goto err;
886
887 err = mlx4_init_icm_table(dev, &priv->srq_table.cmpt_table,
888 cmpt_base +
889 ((u64) (MLX4_CMPT_TYPE_SRQ *
890 cmpt_entry_sz) << MLX4_CMPT_SHIFT),
891 cmpt_entry_sz, dev->caps.num_srqs,
5b0bf5e2 892 dev->caps.reserved_srqs, 0, 0);
225c7b1f
RD		 893 if (err)
894 goto err_qp;
895
896 err = mlx4_init_icm_table(dev, &priv->cq_table.cmpt_table,
897 cmpt_base +
898 ((u64) (MLX4_CMPT_TYPE_CQ *
899 cmpt_entry_sz) << MLX4_CMPT_SHIFT),
900 cmpt_entry_sz, dev->caps.num_cqs,
5b0bf5e2 901 dev->caps.reserved_cqs, 0, 0);
225c7b1f
RD		 902 if (err)
903 goto err_srq;
904
3fc929e2
MA		 905 num_eqs = (mlx4_is_master(dev)) ? dev->phys_caps.num_phys_eqs :
906 dev->caps.num_eqs;
225c7b1f
RD		 907 err = mlx4_init_icm_table(dev, &priv->eq_table.cmpt_table,
908 cmpt_base +
909 ((u64) (MLX4_CMPT_TYPE_EQ *
910 cmpt_entry_sz) << MLX4_CMPT_SHIFT),
ab9c17a0 911 cmpt_entry_sz, num_eqs, num_eqs, 0, 0);
225c7b1f
RD		 912 if (err)
913 goto err_cq;
914
915 return 0;
916
917err_cq:
918 mlx4_cleanup_icm_table(dev, &priv->cq_table.cmpt_table);
919
920err_srq:
921 mlx4_cleanup_icm_table(dev, &priv->srq_table.cmpt_table);
922
923err_qp:
924 mlx4_cleanup_icm_table(dev, &priv->qp_table.cmpt_table);
925
926err:
927 return err;
928}
929
3d73c288
RD		 930static int mlx4_init_icm(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap,
931 struct mlx4_init_hca_param *init_hca, u64 icm_size)
225c7b1f
RD		 932{
933 struct mlx4_priv *priv = mlx4_priv(dev);
934 u64 aux_pages;
ab9c17a0 935 int num_eqs;
225c7b1f
RD		 936 int err;
937
938 err = mlx4_SET_ICM_SIZE(dev, icm_size, &aux_pages);
939 if (err) {
940 mlx4_err(dev, "SET_ICM_SIZE command failed, aborting.\n");
941 return err;
942 }
943
944 mlx4_dbg(dev, "%lld KB of HCA context requires %lld KB aux memory.\n",
945 (unsigned long long) icm_size >> 10,
946 (unsigned long long) aux_pages << 2);
947
948 priv->fw.aux_icm = mlx4_alloc_icm(dev, aux_pages,
5b0bf5e2 949 GFP_HIGHUSER | __GFP_NOWARN, 0);
225c7b1f
RD		 950 if (!priv->fw.aux_icm) {
951 mlx4_err(dev, "Couldn't allocate aux memory, aborting.\n");
952 return -ENOMEM;
953 }
954
955 err = mlx4_MAP_ICM_AUX(dev, priv->fw.aux_icm);
956 if (err) {
957 mlx4_err(dev, "MAP_ICM_AUX command failed, aborting.\n");
958 goto err_free_aux;
959 }
960
961 err = mlx4_init_cmpt_table(dev, init_hca->cmpt_base, dev_cap->cmpt_entry_sz);
962 if (err) {
963 mlx4_err(dev, "Failed to map cMPT context memory, aborting.\n");
964 goto err_unmap_aux;
965 }
966
ab9c17a0 967
3fc929e2
MA		 968 num_eqs = (mlx4_is_master(dev)) ? dev->phys_caps.num_phys_eqs :
969 dev->caps.num_eqs;
fa0681d2
RD		 970 err = mlx4_init_icm_table(dev, &priv->eq_table.table,
971 init_hca->eqc_base, dev_cap->eqc_entry_sz,
ab9c17a0 972 num_eqs, num_eqs, 0, 0);
225c7b1f
RD		 973 if (err) {
974 mlx4_err(dev, "Failed to map EQ context memory, aborting.\n");
975 goto err_unmap_cmpt;
976 }
977
d7bb58fb
JM		 978 /*
979 * Reserved MTT entries must be aligned up to a cacheline
980 * boundary, since the FW will write to them, while the driver
981 * writes to all other MTT entries. (The variable
982 * dev->caps.mtt_entry_sz below is really the MTT segment
983 * size, not the raw entry size)
984 */
985 dev->caps.reserved_mtts =
986 ALIGN(dev->caps.reserved_mtts * dev->caps.mtt_entry_sz,
987 dma_get_cache_alignment()) / dev->caps.mtt_entry_sz;
988
225c7b1f
RD		 989 err = mlx4_init_icm_table(dev, &priv->mr_table.mtt_table,
990 init_hca->mtt_base,
991 dev->caps.mtt_entry_sz,
2b8fb286 992 dev->caps.num_mtts,
5b0bf5e2 993 dev->caps.reserved_mtts, 1, 0);
225c7b1f
RD		 994 if (err) {
995 mlx4_err(dev, "Failed to map MTT context memory, aborting.\n");
996 goto err_unmap_eq;
997 }
998
999 err = mlx4_init_icm_table(dev, &priv->mr_table.dmpt_table,
1000 init_hca->dmpt_base,
1001 dev_cap->dmpt_entry_sz,
1002 dev->caps.num_mpts,
5b0bf5e2 1003 dev->caps.reserved_mrws, 1, 1);
225c7b1f
RD		 1004 if (err) {
1005 mlx4_err(dev, "Failed to map dMPT context memory, aborting.\n");
1006 goto err_unmap_mtt;
1007 }
1008
1009 err = mlx4_init_icm_table(dev, &priv->qp_table.qp_table,
1010 init_hca->qpc_base,
1011 dev_cap->qpc_entry_sz,
1012 dev->caps.num_qps,
93fc9e1b
YP		 1013 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW],
1014 0, 0);
225c7b1f
RD		 1015 if (err) {
1016 mlx4_err(dev, "Failed to map QP context memory, aborting.\n");
1017 goto err_unmap_dmpt;
1018 }
1019
1020 err = mlx4_init_icm_table(dev, &priv->qp_table.auxc_table,
1021 init_hca->auxc_base,
1022 dev_cap->aux_entry_sz,
1023 dev->caps.num_qps,
93fc9e1b
YP		 1024 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW],
1025 0, 0);
225c7b1f
RD		 1026 if (err) {
1027 mlx4_err(dev, "Failed to map AUXC context memory, aborting.\n");
1028 goto err_unmap_qp;
1029 }
1030
1031 err = mlx4_init_icm_table(dev, &priv->qp_table.altc_table,
1032 init_hca->altc_base,
1033 dev_cap->altc_entry_sz,
1034 dev->caps.num_qps,
93fc9e1b
YP		 1035 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW],
1036 0, 0);
225c7b1f
RD		 1037 if (err) {
1038 mlx4_err(dev, "Failed to map ALTC context memory, aborting.\n");
1039 goto err_unmap_auxc;
1040 }
1041
1042 err = mlx4_init_icm_table(dev, &priv->qp_table.rdmarc_table,
1043 init_hca->rdmarc_base,
1044 dev_cap->rdmarc_entry_sz << priv->qp_table.rdmarc_shift,
1045 dev->caps.num_qps,
93fc9e1b
YP		 1046 dev->caps.reserved_qps_cnt[MLX4_QP_REGION_FW],
1047 0, 0);
225c7b1f
RD		 1048 if (err) {
1049 mlx4_err(dev, "Failed to map RDMARC context memory, aborting\n");
1050 goto err_unmap_altc;
1051 }
1052
1053 err = mlx4_init_icm_table(dev, &priv->cq_table.table,
1054 init_hca->cqc_base,
1055 dev_cap->cqc_entry_sz,
1056 dev->caps.num_cqs,
5b0bf5e2 1057 dev->caps.reserved_cqs, 0, 0);
225c7b1f
RD		 1058 if (err) {
1059 mlx4_err(dev, "Failed to map CQ context memory, aborting.\n");
1060 goto err_unmap_rdmarc;
1061 }
1062
1063 err = mlx4_init_icm_table(dev, &priv->srq_table.table,
1064 init_hca->srqc_base,
1065 dev_cap->srq_entry_sz,
1066 dev->caps.num_srqs,
5b0bf5e2 1067 dev->caps.reserved_srqs, 0, 0);
225c7b1f
RD		 1068 if (err) {
1069 mlx4_err(dev, "Failed to map SRQ context memory, aborting.\n");
1070 goto err_unmap_cq;
1071 }
1072
1073 /*
0ff1fb65
HHZ		 1074 * For flow steering device managed mode it is required to use
1075 * mlx4_init_icm_table. For B0 steering mode it's not strictly
1076 * required, but for simplicity just map the whole multicast
1077 * group table now. The table isn't very big and it's a lot
1078 * easier than trying to track ref counts.
225c7b1f
RD		 1079 */
1080 err = mlx4_init_icm_table(dev, &priv->mcg_table.table,
0ec2c0f8
EE		 1081 init_hca->mc_base,
1082 mlx4_get_mgm_entry_size(dev),
225c7b1f
RD		 1083 dev->caps.num_mgms + dev->caps.num_amgms,
1084 dev->caps.num_mgms + dev->caps.num_amgms,
5b0bf5e2 1085 0, 0);
225c7b1f
RD		 1086 if (err) {
1087 mlx4_err(dev, "Failed to map MCG context memory, aborting.\n");
1088 goto err_unmap_srq;
1089 }
1090
1091 return 0;
1092
1093err_unmap_srq:
1094 mlx4_cleanup_icm_table(dev, &priv->srq_table.table);
1095
1096err_unmap_cq:
1097 mlx4_cleanup_icm_table(dev, &priv->cq_table.table);
1098
1099err_unmap_rdmarc:
1100 mlx4_cleanup_icm_table(dev, &priv->qp_table.rdmarc_table);
1101
1102err_unmap_altc:
1103 mlx4_cleanup_icm_table(dev, &priv->qp_table.altc_table);
1104
1105err_unmap_auxc:
1106 mlx4_cleanup_icm_table(dev, &priv->qp_table.auxc_table);
1107
1108err_unmap_qp:
1109 mlx4_cleanup_icm_table(dev, &priv->qp_table.qp_table);
1110
1111err_unmap_dmpt:
1112 mlx4_cleanup_icm_table(dev, &priv->mr_table.dmpt_table);
1113
1114err_unmap_mtt:
1115 mlx4_cleanup_icm_table(dev, &priv->mr_table.mtt_table);
1116
1117err_unmap_eq:
fa0681d2 1118 mlx4_cleanup_icm_table(dev, &priv->eq_table.table);
225c7b1f
RD		 1119
1120err_unmap_cmpt:
1121 mlx4_cleanup_icm_table(dev, &priv->eq_table.cmpt_table);
1122 mlx4_cleanup_icm_table(dev, &priv->cq_table.cmpt_table);
1123 mlx4_cleanup_icm_table(dev, &priv->srq_table.cmpt_table);
1124 mlx4_cleanup_icm_table(dev, &priv->qp_table.cmpt_table);
1125
1126err_unmap_aux:
1127 mlx4_UNMAP_ICM_AUX(dev);
1128
1129err_free_aux:
5b0bf5e2 1130 mlx4_free_icm(dev, priv->fw.aux_icm, 0);
225c7b1f
RD		 1131
1132 return err;
1133}
1134
1135static void mlx4_free_icms(struct mlx4_dev *dev)
1136{
1137 struct mlx4_priv *priv = mlx4_priv(dev);
1138
1139 mlx4_cleanup_icm_table(dev, &priv->mcg_table.table);
1140 mlx4_cleanup_icm_table(dev, &priv->srq_table.table);
1141 mlx4_cleanup_icm_table(dev, &priv->cq_table.table);
1142 mlx4_cleanup_icm_table(dev, &priv->qp_table.rdmarc_table);
1143 mlx4_cleanup_icm_table(dev, &priv->qp_table.altc_table);
1144 mlx4_cleanup_icm_table(dev, &priv->qp_table.auxc_table);
1145 mlx4_cleanup_icm_table(dev, &priv->qp_table.qp_table);
1146 mlx4_cleanup_icm_table(dev, &priv->mr_table.dmpt_table);
1147 mlx4_cleanup_icm_table(dev, &priv->mr_table.mtt_table);
fa0681d2 1148 mlx4_cleanup_icm_table(dev, &priv->eq_table.table);
225c7b1f
RD		 1149 mlx4_cleanup_icm_table(dev, &priv->eq_table.cmpt_table);
1150 mlx4_cleanup_icm_table(dev, &priv->cq_table.cmpt_table);
1151 mlx4_cleanup_icm_table(dev, &priv->srq_table.cmpt_table);
1152 mlx4_cleanup_icm_table(dev, &priv->qp_table.cmpt_table);
225c7b1f
RD		 1153
1154 mlx4_UNMAP_ICM_AUX(dev);
5b0bf5e2 1155 mlx4_free_icm(dev, priv->fw.aux_icm, 0);
225c7b1f
RD		 1156}
1157
ab9c17a0
JM		 1158static void mlx4_slave_exit(struct mlx4_dev *dev)
1159{
1160 struct mlx4_priv *priv = mlx4_priv(dev);
1161
1162 down(&priv->cmd.slave_sem);
1163 if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET, 0, MLX4_COMM_TIME))
1164 mlx4_warn(dev, "Failed to close slave function.\n");
1165 up(&priv->cmd.slave_sem);
1166}
1167
c1b43dca
EC		 1168static int map_bf_area(struct mlx4_dev *dev)
1169{
1170 struct mlx4_priv *priv = mlx4_priv(dev);
1171 resource_size_t bf_start;
1172 resource_size_t bf_len;
1173 int err = 0;
1174
3d747473
JM		 1175 if (!dev->caps.bf_reg_size)
1176 return -ENXIO;
1177
ab9c17a0
JM		 1178 bf_start = pci_resource_start(dev->pdev, 2) +
1179 (dev->caps.num_uars << PAGE_SHIFT);
1180 bf_len = pci_resource_len(dev->pdev, 2) -
1181 (dev->caps.num_uars << PAGE_SHIFT);
c1b43dca
EC		 1182 priv->bf_mapping = io_mapping_create_wc(bf_start, bf_len);
1183 if (!priv->bf_mapping)
1184 err = -ENOMEM;
1185
1186 return err;
1187}
1188
1189static void unmap_bf_area(struct mlx4_dev *dev)
1190{
1191 if (mlx4_priv(dev)->bf_mapping)
1192 io_mapping_free(mlx4_priv(dev)->bf_mapping);
1193}
1194
225c7b1f
RD		 1195static void mlx4_close_hca(struct mlx4_dev *dev)
1196{
c1b43dca 1197 unmap_bf_area(dev);
ab9c17a0
JM		 1198 if (mlx4_is_slave(dev))
1199 mlx4_slave_exit(dev);
1200 else {
1201 mlx4_CLOSE_HCA(dev, 0);
1202 mlx4_free_icms(dev);
1203 mlx4_UNMAP_FA(dev);
1204 mlx4_free_icm(dev, mlx4_priv(dev)->fw.fw_icm, 0);
1205 }
1206}
1207
1208static int mlx4_init_slave(struct mlx4_dev *dev)
1209{
1210 struct mlx4_priv *priv = mlx4_priv(dev);
1211 u64 dma = (u64) priv->mfunc.vhcr_dma;
1212 int num_of_reset_retries = NUM_OF_RESET_RETRIES;
1213 int ret_from_reset = 0;
1214 u32 slave_read;
1215 u32 cmd_channel_ver;
1216
1217 down(&priv->cmd.slave_sem);
1218 priv->cmd.max_cmds = 1;
1219 mlx4_warn(dev, "Sending reset\n");
1220 ret_from_reset = mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET, 0,
1221 MLX4_COMM_TIME);
1222 /* if we are in the middle of flr the slave will try
1223 * NUM_OF_RESET_RETRIES times before leaving.*/
1224 if (ret_from_reset) {
1225 if (MLX4_DELAY_RESET_SLAVE == ret_from_reset) {
1226 msleep(SLEEP_TIME_IN_RESET);
1227 while (ret_from_reset && num_of_reset_retries) {
1228 mlx4_warn(dev, "slave is currently in the"
1229 "middle of FLR. retrying..."
1230 "(try num:%d)\n",
1231 (NUM_OF_RESET_RETRIES -
1232 num_of_reset_retries + 1));
1233 ret_from_reset =
1234 mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET,
1235 0, MLX4_COMM_TIME);
1236 num_of_reset_retries = num_of_reset_retries - 1;
1237 }
1238 } else
1239 goto err;
1240 }
1241
1242 /* check the driver version - the slave I/F revision
1243 * must match the master's */
1244 slave_read = swab32(readl(&priv->mfunc.comm->slave_read));
1245 cmd_channel_ver = mlx4_comm_get_version();
1246
1247 if (MLX4_COMM_GET_IF_REV(cmd_channel_ver) !=
1248 MLX4_COMM_GET_IF_REV(slave_read)) {
1249 mlx4_err(dev, "slave driver version is not supported"
1250 " by the master\n");
1251 goto err;
1252 }
1253
1254 mlx4_warn(dev, "Sending vhcr0\n");
1255 if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR0, dma >> 48,
1256 MLX4_COMM_TIME))
1257 goto err;
1258 if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR1, dma >> 32,
1259 MLX4_COMM_TIME))
1260 goto err;
1261 if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR2, dma >> 16,
1262 MLX4_COMM_TIME))
1263 goto err;
1264 if (mlx4_comm_cmd(dev, MLX4_COMM_CMD_VHCR_EN, dma, MLX4_COMM_TIME))
1265 goto err;
1266 up(&priv->cmd.slave_sem);
1267 return 0;
1268
1269err:
1270 mlx4_comm_cmd(dev, MLX4_COMM_CMD_RESET, 0, 0);
1271 up(&priv->cmd.slave_sem);
1272 return -EIO;
225c7b1f
RD		 1273}
1274
6634961c
JM		 1275static void mlx4_parav_master_pf_caps(struct mlx4_dev *dev)
1276{
1277 int i;
1278
1279 for (i = 1; i <= dev->caps.num_ports; i++) {
1280 dev->caps.gid_table_len[i] = 1;
1281 dev->caps.pkey_table_len[i] =
1282 dev->phys_caps.pkey_phys_table_len[i] - 1;
1283 }
1284}
1285
3d73c288 1286static int mlx4_init_hca(struct mlx4_dev *dev)
225c7b1f
RD		 1287{
1288 struct mlx4_priv *priv = mlx4_priv(dev);
1289 struct mlx4_adapter adapter;
1290 struct mlx4_dev_cap dev_cap;
2d928651 1291 struct mlx4_mod_stat_cfg mlx4_cfg;
225c7b1f
RD		 1292 struct mlx4_profile profile;
1293 struct mlx4_init_hca_param init_hca;
1294 u64 icm_size;
1295 int err;
1296
ab9c17a0
JM		 1297 if (!mlx4_is_slave(dev)) {
1298 err = mlx4_QUERY_FW(dev);
1299 if (err) {
1300 if (err == -EACCES)
1301 mlx4_info(dev, "non-primary physical function, skipping.\n");
1302 else
1303 mlx4_err(dev, "QUERY_FW command failed, aborting.\n");
bef772eb 1304 return err;
ab9c17a0 1305 }
225c7b1f 1306
ab9c17a0
JM		 1307 err = mlx4_load_fw(dev);
1308 if (err) {
1309 mlx4_err(dev, "Failed to start FW, aborting.\n");
bef772eb 1310 return err;
ab9c17a0 1311 }
225c7b1f 1312
ab9c17a0
JM		 1313 mlx4_cfg.log_pg_sz_m = 1;
1314 mlx4_cfg.log_pg_sz = 0;
1315 err = mlx4_MOD_STAT_CFG(dev, &mlx4_cfg);
1316 if (err)
1317 mlx4_warn(dev, "Failed to override log_pg_sz parameter\n");
2d928651 1318
ab9c17a0
JM		 1319 err = mlx4_dev_cap(dev, &dev_cap);
1320 if (err) {
1321 mlx4_err(dev, "QUERY_DEV_CAP command failed, aborting.\n");
1322 goto err_stop_fw;
1323 }
225c7b1f 1324
6634961c
JM		 1325 if (mlx4_is_master(dev))
1326 mlx4_parav_master_pf_caps(dev);
1327
0ff1fb65
HHZ		 1328 priv->fs_hash_mode = MLX4_FS_L2_HASH;
1329
1330 switch (priv->fs_hash_mode) {
1331 case MLX4_FS_L2_HASH:
1332 init_hca.fs_hash_enable_bits = 0;
1333 break;
1334
1335 case MLX4_FS_L2_L3_L4_HASH:
1336 /* Enable flow steering with
1337 * udp unicast and tcp unicast
1338 */
1339 init_hca.fs_hash_enable_bits =
1340 MLX4_FS_UDP_UC_EN | MLX4_FS_TCP_UC_EN;
1341 break;
1342 }
1343
ab9c17a0 1344 profile = default_profile;
0ff1fb65
HHZ		 1345 if (dev->caps.steering_mode ==
1346 MLX4_STEERING_MODE_DEVICE_MANAGED)
1347 profile.num_mcg = MLX4_FS_NUM_MCG;
225c7b1f 1348
ab9c17a0
JM		 1349 icm_size = mlx4_make_profile(dev, &profile, &dev_cap,
1350 &init_hca);
1351 if ((long long) icm_size < 0) {
1352 err = icm_size;
1353 goto err_stop_fw;
1354 }
225c7b1f 1355
a5bbe892
EC		 1356 dev->caps.max_fmr_maps = (1 << (32 - ilog2(dev->caps.num_mpts))) - 1;
1357
ab9c17a0
JM		 1358 init_hca.log_uar_sz = ilog2(dev->caps.num_uars);
1359 init_hca.uar_page_sz = PAGE_SHIFT - 12;
c1b43dca 1360
ab9c17a0
JM		 1361 err = mlx4_init_icm(dev, &dev_cap, &init_hca, icm_size);
1362 if (err)
1363 goto err_stop_fw;
225c7b1f 1364
ab9c17a0
JM		 1365 err = mlx4_INIT_HCA(dev, &init_hca);
1366 if (err) {
1367 mlx4_err(dev, "INIT_HCA command failed, aborting.\n");
1368 goto err_free_icm;
1369 }
1370 } else {
1371 err = mlx4_init_slave(dev);
1372 if (err) {
1373 mlx4_err(dev, "Failed to initialize slave\n");
bef772eb 1374 return err;
ab9c17a0 1375 }
225c7b1f 1376
ab9c17a0
JM		 1377 err = mlx4_slave_cap(dev);
1378 if (err) {
1379 mlx4_err(dev, "Failed to obtain slave caps\n");
1380 goto err_close;
1381 }
225c7b1f
RD		 1382 }
1383
ab9c17a0
JM		 1384 if (map_bf_area(dev))
1385 mlx4_dbg(dev, "Failed to map blue flame area\n");
1386
1387 /*Only the master set the ports, all the rest got it from it.*/
1388 if (!mlx4_is_slave(dev))
1389 mlx4_set_port_mask(dev);
1390
225c7b1f
RD		 1391 err = mlx4_QUERY_ADAPTER(dev, &adapter);
1392 if (err) {
1393 mlx4_err(dev, "QUERY_ADAPTER command failed, aborting.\n");
bef772eb 1394 goto unmap_bf;
225c7b1f
RD		 1395 }
1396
1397 priv->eq_table.inta_pin = adapter.inta_pin;
cd9281d8 1398 memcpy(dev->board_id, adapter.board_id, sizeof dev->board_id);
225c7b1f
RD		 1399
1400 return 0;
1401
bef772eb
AY		 1402unmap_bf:
1403 unmap_bf_area(dev);
1404
225c7b1f 1405err_close:
ab9c17a0 1406 mlx4_close_hca(dev);
225c7b1f
RD		 1407
1408err_free_icm:
ab9c17a0
JM		 1409 if (!mlx4_is_slave(dev))
1410 mlx4_free_icms(dev);
225c7b1f
RD		 1411
1412err_stop_fw:
ab9c17a0
JM		 1413 if (!mlx4_is_slave(dev)) {
1414 mlx4_UNMAP_FA(dev);
1415 mlx4_free_icm(dev, priv->fw.fw_icm, 0);
1416 }
225c7b1f
RD		 1417 return err;
1418}
1419
f2a3f6a3
OG		 1420static int mlx4_init_counters_table(struct mlx4_dev *dev)
1421{
1422 struct mlx4_priv *priv = mlx4_priv(dev);
1423 int nent;
1424
1425 if (!(dev->caps.flags & MLX4_DEV_CAP_FLAG_COUNTERS))
1426 return -ENOENT;
1427
1428 nent = dev->caps.max_counters;
1429 return mlx4_bitmap_init(&priv->counters_bitmap, nent, nent - 1, 0, 0);
1430}
1431
1432static void mlx4_cleanup_counters_table(struct mlx4_dev *dev)
1433{
1434 mlx4_bitmap_cleanup(&mlx4_priv(dev)->counters_bitmap);
1435}
1436
ba062d52 1437int __mlx4_counter_alloc(struct mlx4_dev *dev, u32 *idx)
f2a3f6a3
OG		 1438{
1439 struct mlx4_priv *priv = mlx4_priv(dev);
1440
1441 if (!(dev->caps.flags & MLX4_DEV_CAP_FLAG_COUNTERS))
1442 return -ENOENT;
1443
1444 *idx = mlx4_bitmap_alloc(&priv->counters_bitmap);
1445 if (*idx == -1)
1446 return -ENOMEM;
1447
1448 return 0;
1449}
ba062d52
JM		 1450
1451int mlx4_counter_alloc(struct mlx4_dev *dev, u32 *idx)
1452{
1453 u64 out_param;
1454 int err;
1455
1456 if (mlx4_is_mfunc(dev)) {
1457 err = mlx4_cmd_imm(dev, 0, &out_param, RES_COUNTER,
1458 RES_OP_RESERVE, MLX4_CMD_ALLOC_RES,
1459 MLX4_CMD_TIME_CLASS_A, MLX4_CMD_WRAPPED);
1460 if (!err)
1461 *idx = get_param_l(&out_param);
1462
1463 return err;
1464 }
1465 return __mlx4_counter_alloc(dev, idx);
1466}
f2a3f6a3
OG		 1467EXPORT_SYMBOL_GPL(mlx4_counter_alloc);
1468
ba062d52 1469void __mlx4_counter_free(struct mlx4_dev *dev, u32 idx)
f2a3f6a3
OG		 1470{
1471 mlx4_bitmap_free(&mlx4_priv(dev)->counters_bitmap, idx);
1472 return;
1473}
ba062d52
JM		 1474
1475void mlx4_counter_free(struct mlx4_dev *dev, u32 idx)
1476{
1477 u64 in_param;
1478
1479 if (mlx4_is_mfunc(dev)) {
1480 set_param_l(&in_param, idx);
1481 mlx4_cmd(dev, in_param, RES_COUNTER, RES_OP_RESERVE,
1482 MLX4_CMD_FREE_RES, MLX4_CMD_TIME_CLASS_A,
1483 MLX4_CMD_WRAPPED);
1484 return;
1485 }
1486 __mlx4_counter_free(dev, idx);
1487}
f2a3f6a3
OG		 1488EXPORT_SYMBOL_GPL(mlx4_counter_free);
1489
3d73c288 1490static int mlx4_setup_hca(struct mlx4_dev *dev)
225c7b1f
RD		 1491{
1492 struct mlx4_priv *priv = mlx4_priv(dev);
1493 int err;
7ff93f8b 1494 int port;
9a5aa622 1495 __be32 ib_port_default_caps;
225c7b1f 1496
225c7b1f
RD		 1497 err = mlx4_init_uar_table(dev);
1498 if (err) {
1499 mlx4_err(dev, "Failed to initialize "
1500 "user access region table, aborting.\n");
1501 return err;
1502 }
1503
1504 err = mlx4_uar_alloc(dev, &priv->driver_uar);
1505 if (err) {
1506 mlx4_err(dev, "Failed to allocate driver access region, "
1507 "aborting.\n");
1508 goto err_uar_table_free;
1509 }
1510
4979d18f 1511 priv->kar = ioremap((phys_addr_t) priv->driver_uar.pfn << PAGE_SHIFT, PAGE_SIZE);
225c7b1f
RD		 1512 if (!priv->kar) {
1513 mlx4_err(dev, "Couldn't map kernel access region, "
1514 "aborting.\n");
1515 err = -ENOMEM;
1516 goto err_uar_free;
1517 }
1518
1519 err = mlx4_init_pd_table(dev);
1520 if (err) {
1521 mlx4_err(dev, "Failed to initialize "
1522 "protection domain table, aborting.\n");
1523 goto err_kar_unmap;
1524 }
1525
012a8ff5
SH		 1526 err = mlx4_init_xrcd_table(dev);
1527 if (err) {
1528 mlx4_err(dev, "Failed to initialize "
1529 "reliable connection domain table, aborting.\n");
1530 goto err_pd_table_free;
1531 }
1532
225c7b1f
RD		 1533 err = mlx4_init_mr_table(dev);
1534 if (err) {
1535 mlx4_err(dev, "Failed to initialize "
1536 "memory region table, aborting.\n");
012a8ff5 1537 goto err_xrcd_table_free;
225c7b1f
RD		 1538 }
1539
225c7b1f
RD		 1540 err = mlx4_init_eq_table(dev);
1541 if (err) {
1542 mlx4_err(dev, "Failed to initialize "
1543 "event queue table, aborting.\n");
ee49bd93 1544 goto err_mr_table_free;
225c7b1f
RD		 1545 }
1546
1547 err = mlx4_cmd_use_events(dev);
1548 if (err) {
1549 mlx4_err(dev, "Failed to switch to event-driven "
1550 "firmware commands, aborting.\n");
1551 goto err_eq_table_free;
1552 }
1553
1554 err = mlx4_NOP(dev);
1555 if (err) {
08fb1055
MT		 1556 if (dev->flags & MLX4_FLAG_MSI_X) {
1557 mlx4_warn(dev, "NOP command failed to generate MSI-X "
1558 "interrupt IRQ %d).\n",
b8dd786f 1559 priv->eq_table.eq[dev->caps.num_comp_vectors].irq);
08fb1055
MT		 1560 mlx4_warn(dev, "Trying again without MSI-X.\n");
1561 } else {
1562 mlx4_err(dev, "NOP command failed to generate interrupt "
1563 "(IRQ %d), aborting.\n",
b8dd786f 1564 priv->eq_table.eq[dev->caps.num_comp_vectors].irq);
225c7b1f 1565 mlx4_err(dev, "BIOS or ACPI interrupt routing problem?\n");
08fb1055 1566 }
225c7b1f
RD		 1567
1568 goto err_cmd_poll;
1569 }
1570
1571 mlx4_dbg(dev, "NOP command IRQ test passed\n");
1572
1573 err = mlx4_init_cq_table(dev);
1574 if (err) {
1575 mlx4_err(dev, "Failed to initialize "
1576 "completion queue table, aborting.\n");
1577 goto err_cmd_poll;
1578 }
1579
1580 err = mlx4_init_srq_table(dev);
1581 if (err) {
1582 mlx4_err(dev, "Failed to initialize "
1583 "shared receive queue table, aborting.\n");
1584 goto err_cq_table_free;
1585 }
1586
1587 err = mlx4_init_qp_table(dev);
1588 if (err) {
1589 mlx4_err(dev, "Failed to initialize "
1590 "queue pair table, aborting.\n");
1591 goto err_srq_table_free;
1592 }
1593
ab9c17a0
JM		 1594 if (!mlx4_is_slave(dev)) {
1595 err = mlx4_init_mcg_table(dev);
1596 if (err) {
1597 mlx4_err(dev, "Failed to initialize "
1598 "multicast group table, aborting.\n");
1599 goto err_qp_table_free;
1600 }
225c7b1f
RD		 1601 }
1602
f2a3f6a3
OG		 1603 err = mlx4_init_counters_table(dev);
1604 if (err && err != -ENOENT) {
1605 mlx4_err(dev, "Failed to initialize counters table, aborting.\n");
ab9c17a0 1606 goto err_mcg_table_free;
f2a3f6a3
OG		 1607 }
1608
ab9c17a0
JM		 1609 if (!mlx4_is_slave(dev)) {
1610 for (port = 1; port <= dev->caps.num_ports; port++) {
ab9c17a0
JM		 1611 ib_port_default_caps = 0;
1612 err = mlx4_get_port_ib_caps(dev, port,
1613 &ib_port_default_caps);
1614 if (err)
1615 mlx4_warn(dev, "failed to get port %d default "
1616 "ib capabilities (%d). Continuing "
1617 "with caps = 0\n", port, err);
1618 dev->caps.ib_port_def_cap[port] = ib_port_default_caps;
1619
2aca1172
JM		 1620 /* initialize per-slave default ib port capabilities */
1621 if (mlx4_is_master(dev)) {
1622 int i;
1623 for (i = 0; i < dev->num_slaves; i++) {
1624 if (i == mlx4_master_func_num(dev))
1625 continue;
1626 priv->mfunc.master.slave_state[i].ib_cap_mask[port] =
1627 ib_port_default_caps;
1628 }
1629 }
1630
096335b3
OG		 1631 if (mlx4_is_mfunc(dev))
1632 dev->caps.port_ib_mtu[port] = IB_MTU_2048;
1633 else
1634 dev->caps.port_ib_mtu[port] = IB_MTU_4096;
97285b78 1635
6634961c
JM		 1636 err = mlx4_SET_PORT(dev, port, mlx4_is_master(dev) ?
1637 dev->caps.pkey_table_len[port] : -1);
ab9c17a0
JM		 1638 if (err) {
1639 mlx4_err(dev, "Failed to set port %d, aborting\n",
1640 port);
1641 goto err_counters_table_free;
1642 }
7ff93f8b
YP		 1643 }
1644 }
1645
225c7b1f
RD		 1646 return 0;
1647
f2a3f6a3
OG		 1648err_counters_table_free:
1649 mlx4_cleanup_counters_table(dev);
1650
ab9c17a0
JM		 1651err_mcg_table_free:
1652 mlx4_cleanup_mcg_table(dev);
1653
225c7b1f
RD		 1654err_qp_table_free:
1655 mlx4_cleanup_qp_table(dev);
1656
1657err_srq_table_free:
1658 mlx4_cleanup_srq_table(dev);
1659
1660err_cq_table_free:
1661 mlx4_cleanup_cq_table(dev);
1662
1663err_cmd_poll:
1664 mlx4_cmd_use_polling(dev);
1665
1666err_eq_table_free:
1667 mlx4_cleanup_eq_table(dev);
1668
ee49bd93 1669err_mr_table_free:
225c7b1f
RD		 1670 mlx4_cleanup_mr_table(dev);
1671
012a8ff5
SH		 1672err_xrcd_table_free:
1673 mlx4_cleanup_xrcd_table(dev);
1674
225c7b1f
RD		 1675err_pd_table_free:
1676 mlx4_cleanup_pd_table(dev);
1677
1678err_kar_unmap:
1679 iounmap(priv->kar);
1680
1681err_uar_free:
1682 mlx4_uar_free(dev, &priv->driver_uar);
1683
1684err_uar_table_free:
1685 mlx4_cleanup_uar_table(dev);
1686 return err;
1687}
1688
e8f9b2ed 1689static void mlx4_enable_msi_x(struct mlx4_dev *dev)
225c7b1f
RD		 1690{
1691 struct mlx4_priv *priv = mlx4_priv(dev);
b8dd786f 1692 struct msix_entry *entries;
0b7ca5a9 1693 int nreq = min_t(int, dev->caps.num_ports *
90b1ebe7
YM		 1694 min_t(int, netif_get_num_default_rss_queues() + 1,
1695 MAX_MSIX_P_PORT) + MSIX_LEGACY_SZ, MAX_MSIX);
225c7b1f
RD		 1696 int err;
1697 int i;
1698
1699 if (msi_x) {
ab9c17a0
JM		 1700 /* In multifunction mode each function gets 2 msi-X vectors
1701 * one for data path completions anf the other for asynch events
1702 * or command completions */
1703 if (mlx4_is_mfunc(dev)) {
1704 nreq = 2;
1705 } else {
1706 nreq = min_t(int, dev->caps.num_eqs -
1707 dev->caps.reserved_eqs, nreq);
1708 }
1709
b8dd786f
YP		 1710 entries = kcalloc(nreq, sizeof *entries, GFP_KERNEL);
1711 if (!entries)
1712 goto no_msi;
1713
1714 for (i = 0; i < nreq; ++i)
225c7b1f
RD		 1715 entries[i].entry = i;
1716
b8dd786f
YP		 1717 retry:
1718 err = pci_enable_msix(dev->pdev, entries, nreq);
225c7b1f 1719 if (err) {
b8dd786f
YP		 1720 /* Try again if at least 2 vectors are available */
1721 if (err > 1) {
1722 mlx4_info(dev, "Requested %d vectors, "
1723 "but only %d MSI-X vectors available, "
1724 "trying again\n", nreq, err);
1725 nreq = err;
1726 goto retry;
1727 }
5bf0da7d 1728 kfree(entries);
225c7b1f
RD		 1729 goto no_msi;
1730 }
1731
0b7ca5a9
YP		 1732 if (nreq <
1733 MSIX_LEGACY_SZ + dev->caps.num_ports * MIN_MSIX_P_PORT) {
1734 /*Working in legacy mode , all EQ's shared*/
1735 dev->caps.comp_pool = 0;
1736 dev->caps.num_comp_vectors = nreq - 1;
1737 } else {
1738 dev->caps.comp_pool = nreq - MSIX_LEGACY_SZ;
1739 dev->caps.num_comp_vectors = MSIX_LEGACY_SZ - 1;
1740 }
b8dd786f 1741 for (i = 0; i < nreq; ++i)
225c7b1f
RD		 1742 priv->eq_table.eq[i].irq = entries[i].vector;
1743
1744 dev->flags |= MLX4_FLAG_MSI_X;
b8dd786f
YP		 1745
1746 kfree(entries);
225c7b1f
RD		 1747 return;
1748 }
1749
1750no_msi:
b8dd786f 1751 dev->caps.num_comp_vectors = 1;
0b7ca5a9 1752 dev->caps.comp_pool = 0;
b8dd786f
YP		 1753
1754 for (i = 0; i < 2; ++i)
225c7b1f
RD		 1755 priv->eq_table.eq[i].irq = dev->pdev->irq;
1756}
1757
7ff93f8b 1758static int mlx4_init_port_info(struct mlx4_dev *dev, int port)
2a2336f8
YP		 1759{
1760 struct mlx4_port_info *info = &mlx4_priv(dev)->port[port];
7ff93f8b 1761 int err = 0;
2a2336f8
YP		 1762
1763 info->dev = dev;
1764 info->port = port;
ab9c17a0
JM		 1765 if (!mlx4_is_slave(dev)) {
1766 INIT_RADIX_TREE(&info->mac_tree, GFP_KERNEL);
1767 mlx4_init_mac_table(dev, &info->mac_table);
1768 mlx4_init_vlan_table(dev, &info->vlan_table);
1769 info->base_qpn =
1770 dev->caps.reserved_qps_base[MLX4_QP_REGION_ETH_ADDR] +
06fa0a88 1771 (port - 1) * (1 << log_num_mac);
ab9c17a0 1772 }
7ff93f8b
YP		 1773
1774 sprintf(info->dev_name, "mlx4_port%d", port);
1775 info->port_attr.attr.name = info->dev_name;
ab9c17a0
JM		 1776 if (mlx4_is_mfunc(dev))
1777 info->port_attr.attr.mode = S_IRUGO;
1778 else {
1779 info->port_attr.attr.mode = S_IRUGO | S_IWUSR;
1780 info->port_attr.store = set_port_type;
1781 }
7ff93f8b 1782 info->port_attr.show = show_port_type;
3691c964 1783 sysfs_attr_init(&info->port_attr.attr);
7ff93f8b
YP		 1784
1785 err = device_create_file(&dev->pdev->dev, &info->port_attr);
1786 if (err) {
1787 mlx4_err(dev, "Failed to create file for port %d\n", port);
1788 info->port = -1;
1789 }
1790
096335b3
OG		 1791 sprintf(info->dev_mtu_name, "mlx4_port%d_mtu", port);
1792 info->port_mtu_attr.attr.name = info->dev_mtu_name;
1793 if (mlx4_is_mfunc(dev))
1794 info->port_mtu_attr.attr.mode = S_IRUGO;
1795 else {
1796 info->port_mtu_attr.attr.mode = S_IRUGO | S_IWUSR;
1797 info->port_mtu_attr.store = set_port_ib_mtu;
1798 }
1799 info->port_mtu_attr.show = show_port_ib_mtu;
1800 sysfs_attr_init(&info->port_mtu_attr.attr);
1801
1802 err = device_create_file(&dev->pdev->dev, &info->port_mtu_attr);
1803 if (err) {
1804 mlx4_err(dev, "Failed to create mtu file for port %d\n", port);
1805 device_remove_file(&info->dev->pdev->dev, &info->port_attr);
1806 info->port = -1;
1807 }
1808
7ff93f8b
YP		 1809 return err;
1810}
1811
1812static void mlx4_cleanup_port_info(struct mlx4_port_info *info)
1813{
1814 if (info->port < 0)
1815 return;
1816
1817 device_remove_file(&info->dev->pdev->dev, &info->port_attr);
096335b3 1818 device_remove_file(&info->dev->pdev->dev, &info->port_mtu_attr);
2a2336f8
YP		 1819}
1820
b12d93d6
YP		 1821static int mlx4_init_steering(struct mlx4_dev *dev)
1822{
1823 struct mlx4_priv *priv = mlx4_priv(dev);
1824 int num_entries = dev->caps.num_ports;
1825 int i, j;
1826
1827 priv->steer = kzalloc(sizeof(struct mlx4_steer) * num_entries, GFP_KERNEL);
1828 if (!priv->steer)
1829 return -ENOMEM;
1830
45b51365 1831 for (i = 0; i < num_entries; i++)
b12d93d6
YP		 1832 for (j = 0; j < MLX4_NUM_STEERS; j++) {
1833 INIT_LIST_HEAD(&priv->steer[i].promisc_qps[j]);
1834 INIT_LIST_HEAD(&priv->steer[i].steer_entries[j]);
1835 }
b12d93d6
YP		 1836 return 0;
1837}
1838
1839static void mlx4_clear_steering(struct mlx4_dev *dev)
1840{
1841 struct mlx4_priv *priv = mlx4_priv(dev);
1842 struct mlx4_steer_index *entry, *tmp_entry;
1843 struct mlx4_promisc_qp *pqp, *tmp_pqp;
1844 int num_entries = dev->caps.num_ports;
1845 int i, j;
1846
1847 for (i = 0; i < num_entries; i++) {
1848 for (j = 0; j < MLX4_NUM_STEERS; j++) {
1849 list_for_each_entry_safe(pqp, tmp_pqp,
1850 &priv->steer[i].promisc_qps[j],
1851 list) {
1852 list_del(&pqp->list);
1853 kfree(pqp);
1854 }
1855 list_for_each_entry_safe(entry, tmp_entry,
1856 &priv->steer[i].steer_entries[j],
1857 list) {
1858 list_del(&entry->list);
1859 list_for_each_entry_safe(pqp, tmp_pqp,
1860 &entry->duplicates,
1861 list) {
1862 list_del(&pqp->list);
1863 kfree(pqp);
1864 }
1865 kfree(entry);
1866 }
1867 }
1868 }
1869 kfree(priv->steer);
1870}
1871
ab9c17a0
JM		 1872static int extended_func_num(struct pci_dev *pdev)
1873{
1874 return PCI_SLOT(pdev->devfn) * 8 + PCI_FUNC(pdev->devfn);
1875}
1876
1877#define MLX4_OWNER_BASE 0x8069c
1878#define MLX4_OWNER_SIZE 4
1879
1880static int mlx4_get_ownership(struct mlx4_dev *dev)
1881{
1882 void __iomem *owner;
1883 u32 ret;
1884
57dbf29a
KSS		 1885 if (pci_channel_offline(dev->pdev))
1886 return -EIO;
1887
ab9c17a0
JM		 1888 owner = ioremap(pci_resource_start(dev->pdev, 0) + MLX4_OWNER_BASE,
1889 MLX4_OWNER_SIZE);
1890 if (!owner) {
1891 mlx4_err(dev, "Failed to obtain ownership bit\n");
1892 return -ENOMEM;
1893 }
1894
1895 ret = readl(owner);
1896 iounmap(owner);
1897 return (int) !!ret;
1898}
1899
1900static void mlx4_free_ownership(struct mlx4_dev *dev)
1901{
1902 void __iomem *owner;
1903
57dbf29a
KSS		 1904 if (pci_channel_offline(dev->pdev))
1905 return;
1906
ab9c17a0
JM		 1907 owner = ioremap(pci_resource_start(dev->pdev, 0) + MLX4_OWNER_BASE,
1908 MLX4_OWNER_SIZE);
1909 if (!owner) {
1910 mlx4_err(dev, "Failed to obtain ownership bit\n");
1911 return;
1912 }
1913 writel(0, owner);
1914 msleep(1000);
1915 iounmap(owner);
1916}
1917
3d73c288 1918static int __mlx4_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
225c7b1f 1919{
225c7b1f
RD		 1920 struct mlx4_priv *priv;
1921 struct mlx4_dev *dev;
1922 int err;
2a2336f8 1923 int port;
225c7b1f 1924
0a645e80 1925 pr_info(DRV_NAME ": Initializing %s\n", pci_name(pdev));
225c7b1f
RD		 1926
1927 err = pci_enable_device(pdev);
1928 if (err) {
1929 dev_err(&pdev->dev, "Cannot enable PCI device, "
1930 "aborting.\n");
1931 return err;
1932 }
ab9c17a0
JM		 1933 if (num_vfs > MLX4_MAX_NUM_VF) {
1934 printk(KERN_ERR "There are more VF's (%d) than allowed(%d)\n",
1935 num_vfs, MLX4_MAX_NUM_VF);
1936 return -EINVAL;
1937 }
225c7b1f 1938 /*
ab9c17a0 1939 * Check for BARs.
225c7b1f 1940 */
ab9c17a0
JM		 1941 if (((id == NULL) || !(id->driver_data & MLX4_VF)) &&
1942 !(pci_resource_flags(pdev, 0) & IORESOURCE_MEM)) {
1943 dev_err(&pdev->dev, "Missing DCS, aborting."
1944 "(id == 0X%p, id->driver_data: 0x%lx,"
1945 " pci_resource_flags(pdev, 0):0x%lx)\n", id,
1946 id ? id->driver_data : 0, pci_resource_flags(pdev, 0));
225c7b1f
RD		 1947 err = -ENODEV;
1948 goto err_disable_pdev;
1949 }
1950 if (!(pci_resource_flags(pdev, 2) & IORESOURCE_MEM)) {
1951 dev_err(&pdev->dev, "Missing UAR, aborting.\n");
1952 err = -ENODEV;
1953 goto err_disable_pdev;
1954 }
1955
a01df0fe 1956 err = pci_request_regions(pdev, DRV_NAME);
225c7b1f 1957 if (err) {
a01df0fe 1958 dev_err(&pdev->dev, "Couldn't get PCI resources, aborting\n");
225c7b1f
RD		 1959 goto err_disable_pdev;
1960 }
1961
225c7b1f
RD		 1962 pci_set_master(pdev);
1963
6a35528a 1964 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(64));
225c7b1f
RD		 1965 if (err) {
1966 dev_warn(&pdev->dev, "Warning: couldn't set 64-bit PCI DMA mask.\n");
284901a9 1967 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
225c7b1f
RD		 1968 if (err) {
1969 dev_err(&pdev->dev, "Can't set PCI DMA mask, aborting.\n");
a01df0fe 1970 goto err_release_regions;
225c7b1f
RD		 1971 }
1972 }
6a35528a 1973 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
225c7b1f
RD		 1974 if (err) {
1975 dev_warn(&pdev->dev, "Warning: couldn't set 64-bit "
1976 "consistent PCI DMA mask.\n");
284901a9 1977 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
225c7b1f
RD		 1978 if (err) {
1979 dev_err(&pdev->dev, "Can't set consistent PCI DMA mask, "
1980 "aborting.\n");
a01df0fe 1981 goto err_release_regions;
225c7b1f
RD		 1982 }
1983 }
1984
7f9e5c48
DD		 1985 /* Allow large DMA segments, up to the firmware limit of 1 GB */
1986 dma_set_max_seg_size(&pdev->dev, 1024 * 1024 * 1024);
1987
225c7b1f
RD		 1988 priv = kzalloc(sizeof *priv, GFP_KERNEL);
1989 if (!priv) {
1990 dev_err(&pdev->dev, "Device struct alloc failed, "
1991 "aborting.\n");
1992 err = -ENOMEM;
a01df0fe 1993 goto err_release_regions;
225c7b1f
RD		 1994 }
1995
1996 dev = &priv->dev;
1997 dev->pdev = pdev;
b581401e
RD		 1998 INIT_LIST_HEAD(&priv->ctx_list);
1999 spin_lock_init(&priv->ctx_lock);
225c7b1f 2000
7ff93f8b
YP		 2001 mutex_init(&priv->port_mutex);
2002
6296883c
YP		 2003 INIT_LIST_HEAD(&priv->pgdir_list);
2004 mutex_init(&priv->pgdir_mutex);
2005
c1b43dca
EC		 2006 INIT_LIST_HEAD(&priv->bf_list);
2007 mutex_init(&priv->bf_mutex);
2008
aca7a3ac 2009 dev->rev_id = pdev->revision;
ab9c17a0
JM		 2010 /* Detect if this device is a virtual function */
2011 if (id && id->driver_data & MLX4_VF) {
2012 /* When acting as pf, we normally skip vfs unless explicitly
2013 * requested to probe them. */
2014 if (num_vfs && extended_func_num(pdev) > probe_vf) {
2015 mlx4_warn(dev, "Skipping virtual function:%d\n",
2016 extended_func_num(pdev));
2017 err = -ENODEV;
2018 goto err_free_dev;
2019 }
2020 mlx4_warn(dev, "Detected virtual function - running in slave mode\n");
2021 dev->flags |= MLX4_FLAG_SLAVE;
2022 } else {
2023 /* We reset the device and enable SRIOV only for physical
2024 * devices. Try to claim ownership on the device;
2025 * if already taken, skip -- do not allow multiple PFs */
2026 err = mlx4_get_ownership(dev);
2027 if (err) {
2028 if (err < 0)
2029 goto err_free_dev;
2030 else {
2031 mlx4_warn(dev, "Multiple PFs not yet supported."
2032 " Skipping PF.\n");
2033 err = -EINVAL;
2034 goto err_free_dev;
2035 }
2036 }
aca7a3ac 2037
ab9c17a0
JM		 2038 if (num_vfs) {
2039 mlx4_warn(dev, "Enabling sriov with:%d vfs\n", num_vfs);
2040 err = pci_enable_sriov(pdev, num_vfs);
2041 if (err) {
2042 mlx4_err(dev, "Failed to enable sriov,"
2043 "continuing without sriov enabled"
2044 " (err = %d).\n", err);
ab9c17a0
JM		 2045 err = 0;
2046 } else {
2047 mlx4_warn(dev, "Running in master mode\n");
2048 dev->flags |= MLX4_FLAG_SRIOV |
2049 MLX4_FLAG_MASTER;
2050 dev->num_vfs = num_vfs;
2051 }
2052 }
2053
2054 /*
2055 * Now reset the HCA before we touch the PCI capabilities or
2056 * attempt a firmware command, since a boot ROM may have left
2057 * the HCA in an undefined state.
2058 */
2059 err = mlx4_reset(dev);
2060 if (err) {
2061 mlx4_err(dev, "Failed to reset HCA, aborting.\n");
2062 goto err_rel_own;
2063 }
225c7b1f
RD		 2064 }
2065
ab9c17a0 2066slave_start:
521130d1
EE		 2067 err = mlx4_cmd_init(dev);
2068 if (err) {
225c7b1f 2069 mlx4_err(dev, "Failed to init command interface, aborting.\n");
ab9c17a0
JM		 2070 goto err_sriov;
2071 }
2072
2073 /* In slave functions, the communication channel must be initialized
2074 * before posting commands. Also, init num_slaves before calling
2075 * mlx4_init_hca */
2076 if (mlx4_is_mfunc(dev)) {
2077 if (mlx4_is_master(dev))
2078 dev->num_slaves = MLX4_MAX_NUM_SLAVES;
2079 else {
2080 dev->num_slaves = 0;
2081 if (mlx4_multi_func_init(dev)) {
2082 mlx4_err(dev, "Failed to init slave mfunc"
2083 " interface, aborting.\n");
2084 goto err_cmd;
2085 }
2086 }
225c7b1f
RD		 2087 }
2088
2089 err = mlx4_init_hca(dev);
ab9c17a0
JM		 2090 if (err) {
2091 if (err == -EACCES) {
2092 /* Not primary Physical function
2093 * Running in slave mode */
2094 mlx4_cmd_cleanup(dev);
2095 dev->flags |= MLX4_FLAG_SLAVE;
2096 dev->flags &= ~MLX4_FLAG_MASTER;
2097 goto slave_start;
2098 } else
2099 goto err_mfunc;
2100 }
2101
2102 /* In master functions, the communication channel must be initialized
2103 * after obtaining its address from fw */
2104 if (mlx4_is_master(dev)) {
2105 if (mlx4_multi_func_init(dev)) {
2106 mlx4_err(dev, "Failed to init master mfunc"
2107 "interface, aborting.\n");
2108 goto err_close;
2109 }
2110 }
225c7b1f 2111
b8dd786f
YP		 2112 err = mlx4_alloc_eq_table(dev);
2113 if (err)
ab9c17a0 2114 goto err_master_mfunc;
b8dd786f 2115
0b7ca5a9 2116 priv->msix_ctl.pool_bm = 0;
730c41d5 2117 mutex_init(&priv->msix_ctl.pool_lock);
0b7ca5a9 2118
08fb1055 2119 mlx4_enable_msi_x(dev);
ab9c17a0
JM		 2120 if ((mlx4_is_mfunc(dev)) &&
2121 !(dev->flags & MLX4_FLAG_MSI_X)) {
2122 mlx4_err(dev, "INTx is not supported in multi-function mode."
2123 " aborting.\n");
b12d93d6 2124 goto err_free_eq;
ab9c17a0
JM		 2125 }
2126
2127 if (!mlx4_is_slave(dev)) {
2128 err = mlx4_init_steering(dev);
2129 if (err)
2130 goto err_free_eq;
2131 }
b12d93d6 2132
225c7b1f 2133 err = mlx4_setup_hca(dev);
ab9c17a0
JM		 2134 if (err == -EBUSY && (dev->flags & MLX4_FLAG_MSI_X) &&
2135 !mlx4_is_mfunc(dev)) {
08fb1055 2136 dev->flags &= ~MLX4_FLAG_MSI_X;
9858d2d1
YP		 2137 dev->caps.num_comp_vectors = 1;
2138 dev->caps.comp_pool = 0;
08fb1055
MT		 2139 pci_disable_msix(pdev);
2140 err = mlx4_setup_hca(dev);
2141 }
2142
225c7b1f 2143 if (err)
b12d93d6 2144 goto err_steer;
225c7b1f 2145
7ff93f8b
YP		 2146 for (port = 1; port <= dev->caps.num_ports; port++) {
2147 err = mlx4_init_port_info(dev, port);
2148 if (err)
2149 goto err_port;
2150 }
2a2336f8 2151
225c7b1f
RD		 2152 err = mlx4_register_device(dev);
2153 if (err)
7ff93f8b 2154 goto err_port;
225c7b1f 2155
27bf91d6
YP		 2156 mlx4_sense_init(dev);
2157 mlx4_start_sense(dev);
2158
225c7b1f
RD		 2159 pci_set_drvdata(pdev, dev);
2160
2161 return 0;
2162
7ff93f8b 2163err_port:
b4f77264 2164 for (--port; port >= 1; --port)
7ff93f8b
YP		 2165 mlx4_cleanup_port_info(&priv->port[port]);
2166
f2a3f6a3 2167 mlx4_cleanup_counters_table(dev);
225c7b1f
RD		 2168 mlx4_cleanup_mcg_table(dev);
2169 mlx4_cleanup_qp_table(dev);
2170 mlx4_cleanup_srq_table(dev);
2171 mlx4_cleanup_cq_table(dev);
2172 mlx4_cmd_use_polling(dev);
2173 mlx4_cleanup_eq_table(dev);
225c7b1f 2174 mlx4_cleanup_mr_table(dev);
012a8ff5 2175 mlx4_cleanup_xrcd_table(dev);
225c7b1f
RD		 2176 mlx4_cleanup_pd_table(dev);
2177 mlx4_cleanup_uar_table(dev);
2178
b12d93d6 2179err_steer:
ab9c17a0
JM		 2180 if (!mlx4_is_slave(dev))
2181 mlx4_clear_steering(dev);
b12d93d6 2182
b8dd786f
YP		 2183err_free_eq:
2184 mlx4_free_eq_table(dev);
2185
ab9c17a0
JM		 2186err_master_mfunc:
2187 if (mlx4_is_master(dev))
2188 mlx4_multi_func_cleanup(dev);
2189
225c7b1f 2190err_close:
08fb1055
MT		 2191 if (dev->flags & MLX4_FLAG_MSI_X)
2192 pci_disable_msix(pdev);
2193
225c7b1f
RD		 2194 mlx4_close_hca(dev);
2195
ab9c17a0
JM		 2196err_mfunc:
2197 if (mlx4_is_slave(dev))
2198 mlx4_multi_func_cleanup(dev);
2199
225c7b1f
RD		 2200err_cmd:
2201 mlx4_cmd_cleanup(dev);
2202
ab9c17a0 2203err_sriov:
681372a7 2204 if (dev->flags & MLX4_FLAG_SRIOV)
ab9c17a0
JM		 2205 pci_disable_sriov(pdev);
2206
2207err_rel_own:
2208 if (!mlx4_is_slave(dev))
2209 mlx4_free_ownership(dev);
2210
225c7b1f 2211err_free_dev:
225c7b1f
RD		 2212 kfree(priv);
2213
a01df0fe
RD		 2214err_release_regions:
2215 pci_release_regions(pdev);
225c7b1f
RD		 2216
2217err_disable_pdev:
2218 pci_disable_device(pdev);
2219 pci_set_drvdata(pdev, NULL);
2220 return err;
2221}
2222
3d73c288
RD		 2223static int __devinit mlx4_init_one(struct pci_dev *pdev,
2224 const struct pci_device_id *id)
2225{
0a645e80 2226 printk_once(KERN_INFO "%s", mlx4_version);
3d73c288 2227
b027cacd 2228 return __mlx4_init_one(pdev, id);
3d73c288
RD		 2229}
2230
2231static void mlx4_remove_one(struct pci_dev *pdev)
225c7b1f
RD		 2232{
2233 struct mlx4_dev *dev = pci_get_drvdata(pdev);
2234 struct mlx4_priv *priv = mlx4_priv(dev);
2235 int p;
2236
2237 if (dev) {
ab9c17a0
JM		 2238 /* in SRIOV it is not allowed to unload the pf's
2239 * driver while there are alive vf's */
2240 if (mlx4_is_master(dev)) {
2241 if (mlx4_how_many_lives_vf(dev))
2242 printk(KERN_ERR "Removing PF when there are assigned VF's !!!\n");
2243 }
27bf91d6 2244 mlx4_stop_sense(dev);
225c7b1f
RD		 2245 mlx4_unregister_device(dev);
2246
7ff93f8b
YP		 2247 for (p = 1; p <= dev->caps.num_ports; p++) {
2248 mlx4_cleanup_port_info(&priv->port[p]);
225c7b1f 2249 mlx4_CLOSE_PORT(dev, p);
7ff93f8b 2250 }
225c7b1f 2251
b8924951
JM		 2252 if (mlx4_is_master(dev))
2253 mlx4_free_resource_tracker(dev,
2254 RES_TR_FREE_SLAVES_ONLY);
2255
f2a3f6a3 2256 mlx4_cleanup_counters_table(dev);
225c7b1f
RD		 2257 mlx4_cleanup_mcg_table(dev);
2258 mlx4_cleanup_qp_table(dev);
2259 mlx4_cleanup_srq_table(dev);
2260 mlx4_cleanup_cq_table(dev);
2261 mlx4_cmd_use_polling(dev);
2262 mlx4_cleanup_eq_table(dev);
225c7b1f 2263 mlx4_cleanup_mr_table(dev);
012a8ff5 2264 mlx4_cleanup_xrcd_table(dev);
225c7b1f
RD		 2265 mlx4_cleanup_pd_table(dev);
2266
ab9c17a0 2267 if (mlx4_is_master(dev))
b8924951
JM		 2268 mlx4_free_resource_tracker(dev,
2269 RES_TR_FREE_STRUCTS_ONLY);
ab9c17a0 2270
225c7b1f
RD		 2271 iounmap(priv->kar);
2272 mlx4_uar_free(dev, &priv->driver_uar);
2273 mlx4_cleanup_uar_table(dev);
ab9c17a0
JM		 2274 if (!mlx4_is_slave(dev))
2275 mlx4_clear_steering(dev);
b8dd786f 2276 mlx4_free_eq_table(dev);
ab9c17a0
JM		 2277 if (mlx4_is_master(dev))
2278 mlx4_multi_func_cleanup(dev);
225c7b1f 2279 mlx4_close_hca(dev);
ab9c17a0
JM		 2280 if (mlx4_is_slave(dev))
2281 mlx4_multi_func_cleanup(dev);
225c7b1f
RD		 2282 mlx4_cmd_cleanup(dev);
2283
2284 if (dev->flags & MLX4_FLAG_MSI_X)
2285 pci_disable_msix(pdev);
681372a7 2286 if (dev->flags & MLX4_FLAG_SRIOV) {
ab9c17a0
JM		 2287 mlx4_warn(dev, "Disabling sriov\n");
2288 pci_disable_sriov(pdev);
2289 }
225c7b1f 2290
ab9c17a0
JM		 2291 if (!mlx4_is_slave(dev))
2292 mlx4_free_ownership(dev);
47605df9
JM		 2293
2294 kfree(dev->caps.qp0_tunnel);
2295 kfree(dev->caps.qp0_proxy);
2296 kfree(dev->caps.qp1_tunnel);
2297 kfree(dev->caps.qp1_proxy);
2298
225c7b1f 2299 kfree(priv);
a01df0fe 2300 pci_release_regions(pdev);
225c7b1f
RD		 2301 pci_disable_device(pdev);
2302 pci_set_drvdata(pdev, NULL);
2303 }
2304}
2305
ee49bd93
JM		 2306int mlx4_restart_one(struct pci_dev *pdev)
2307{
2308 mlx4_remove_one(pdev);
3d73c288 2309 return __mlx4_init_one(pdev, NULL);
ee49bd93
JM		 2310}
2311
a3aa1884 2312static DEFINE_PCI_DEVICE_TABLE(mlx4_pci_table) = {
ab9c17a0
JM		 2313 /* MT25408 "Hermon" SDR */
2314 { PCI_VDEVICE(MELLANOX, 0x6340), 0 },
2315 /* MT25408 "Hermon" DDR */
2316 { PCI_VDEVICE(MELLANOX, 0x634a), 0 },
2317 /* MT25408 "Hermon" QDR */
2318 { PCI_VDEVICE(MELLANOX, 0x6354), 0 },
2319 /* MT25408 "Hermon" DDR PCIe gen2 */
2320 { PCI_VDEVICE(MELLANOX, 0x6732), 0 },
2321 /* MT25408 "Hermon" QDR PCIe gen2 */
2322 { PCI_VDEVICE(MELLANOX, 0x673c), 0 },
2323 /* MT25408 "Hermon" EN 10GigE */
2324 { PCI_VDEVICE(MELLANOX, 0x6368), 0 },
2325 /* MT25408 "Hermon" EN 10GigE PCIe gen2 */
2326 { PCI_VDEVICE(MELLANOX, 0x6750), 0 },
2327 /* MT25458 ConnectX EN 10GBASE-T 10GigE */
2328 { PCI_VDEVICE(MELLANOX, 0x6372), 0 },
2329 /* MT25458 ConnectX EN 10GBASE-T+Gen2 10GigE */
2330 { PCI_VDEVICE(MELLANOX, 0x675a), 0 },
2331 /* MT26468 ConnectX EN 10GigE PCIe gen2*/
2332 { PCI_VDEVICE(MELLANOX, 0x6764), 0 },
2333 /* MT26438 ConnectX EN 40GigE PCIe gen2 5GT/s */
2334 { PCI_VDEVICE(MELLANOX, 0x6746), 0 },
2335 /* MT26478 ConnectX2 40GigE PCIe gen2 */
2336 { PCI_VDEVICE(MELLANOX, 0x676e), 0 },
2337 /* MT25400 Family [ConnectX-2 Virtual Function] */
2338 { PCI_VDEVICE(MELLANOX, 0x1002), MLX4_VF },
2339 /* MT27500 Family [ConnectX-3] */
2340 { PCI_VDEVICE(MELLANOX, 0x1003), 0 },
2341 /* MT27500 Family [ConnectX-3 Virtual Function] */
2342 { PCI_VDEVICE(MELLANOX, 0x1004), MLX4_VF },
2343 { PCI_VDEVICE(MELLANOX, 0x1005), 0 }, /* MT27510 Family */
2344 { PCI_VDEVICE(MELLANOX, 0x1006), 0 }, /* MT27511 Family */
2345 { PCI_VDEVICE(MELLANOX, 0x1007), 0 }, /* MT27520 Family */
2346 { PCI_VDEVICE(MELLANOX, 0x1008), 0 }, /* MT27521 Family */
2347 { PCI_VDEVICE(MELLANOX, 0x1009), 0 }, /* MT27530 Family */
2348 { PCI_VDEVICE(MELLANOX, 0x100a), 0 }, /* MT27531 Family */
2349 { PCI_VDEVICE(MELLANOX, 0x100b), 0 }, /* MT27540 Family */
2350 { PCI_VDEVICE(MELLANOX, 0x100c), 0 }, /* MT27541 Family */
2351 { PCI_VDEVICE(MELLANOX, 0x100d), 0 }, /* MT27550 Family */
2352 { PCI_VDEVICE(MELLANOX, 0x100e), 0 }, /* MT27551 Family */
2353 { PCI_VDEVICE(MELLANOX, 0x100f), 0 }, /* MT27560 Family */
2354 { PCI_VDEVICE(MELLANOX, 0x1010), 0 }, /* MT27561 Family */
225c7b1f
RD		 2355 { 0, }
2356};
2357
2358MODULE_DEVICE_TABLE(pci, mlx4_pci_table);
2359
57dbf29a
KSS		 2360static pci_ers_result_t mlx4_pci_err_detected(struct pci_dev *pdev,
2361 pci_channel_state_t state)
2362{
2363 mlx4_remove_one(pdev);
2364
2365 return state == pci_channel_io_perm_failure ?
2366 PCI_ERS_RESULT_DISCONNECT : PCI_ERS_RESULT_NEED_RESET;
2367}
2368
2369static pci_ers_result_t mlx4_pci_slot_reset(struct pci_dev *pdev)
2370{
2371 int ret = __mlx4_init_one(pdev, NULL);
2372
2373 return ret ? PCI_ERS_RESULT_DISCONNECT : PCI_ERS_RESULT_RECOVERED;
2374}
2375
2376static struct pci_error_handlers mlx4_err_handler = {
2377 .error_detected = mlx4_pci_err_detected,
2378 .slot_reset = mlx4_pci_slot_reset,
2379};
2380
225c7b1f
RD		 2381static struct pci_driver mlx4_driver = {
2382 .name = DRV_NAME,
2383 .id_table = mlx4_pci_table,
2384 .probe = mlx4_init_one,
57dbf29a
KSS		 2385 .remove = __devexit_p(mlx4_remove_one),
2386 .err_handler = &mlx4_err_handler,
225c7b1f
RD		 2387};
2388
7ff93f8b
YP		 2389static int __init mlx4_verify_params(void)
2390{
2391 if ((log_num_mac < 0) || (log_num_mac > 7)) {
0a645e80 2392 pr_warning("mlx4_core: bad num_mac: %d\n", log_num_mac);
7ff93f8b
YP		 2393 return -1;
2394 }
2395
cb29688a
OG		 2396 if (log_num_vlan != 0)
2397 pr_warning("mlx4_core: log_num_vlan - obsolete module param, using %d\n",
2398 MLX4_LOG_NUM_VLANS);
7ff93f8b 2399
0498628f 2400 if ((log_mtts_per_seg < 1) || (log_mtts_per_seg > 7)) {
0a645e80 2401 pr_warning("mlx4_core: bad log_mtts_per_seg: %d\n", log_mtts_per_seg);
ab6bf42e
EC		 2402 return -1;
2403 }
2404
ab9c17a0
JM		 2405 /* Check if module param for ports type has legal combination */
2406 if (port_type_array[0] == false && port_type_array[1] == true) {
2407 printk(KERN_WARNING "Module parameter configuration ETH/IB is not supported. Switching to default configuration IB/IB\n");
2408 port_type_array[0] = true;
2409 }
2410
7ff93f8b
YP		 2411 return 0;
2412}
2413
225c7b1f
RD		 2414static int __init mlx4_init(void)
2415{
2416 int ret;
2417
7ff93f8b
YP		 2418 if (mlx4_verify_params())
2419 return -EINVAL;
2420
27bf91d6
YP		 2421 mlx4_catas_init();
2422
2423 mlx4_wq = create_singlethread_workqueue("mlx4");
2424 if (!mlx4_wq)
2425 return -ENOMEM;
ee49bd93 2426
225c7b1f
RD		 2427 ret = pci_register_driver(&mlx4_driver);
2428 return ret < 0 ? ret : 0;
2429}
2430
2431static void __exit mlx4_cleanup(void)
2432{
2433 pci_unregister_driver(&mlx4_driver);
27bf91d6 2434 destroy_workqueue(mlx4_wq);
225c7b1f
RD		 2435}
2436
2437module_init(mlx4_init);
2438module_exit(mlx4_cleanup);
Linux 6.x block layer and io_uring tree(s)