projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
bridge: fix endian
[linux-2.6-block.git] / drivers / net / ethernet / intel / ixgbe / ixgbe.h
CommitLineData
9a799d71
AK		 1/*******************************************************************************
2
3 Intel 10 Gigabit PCI Express Linux driver
94971820 4 Copyright(c) 1999 - 2012 Intel Corporation.
9a799d71
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
9a799d71
AK		 23 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
24 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
25
26*******************************************************************************/
27
28#ifndef _IXGBE_H_
29#define _IXGBE_H_
30
f62bbb5e 31#include <linux/bitops.h>
9a799d71
AK		 32#include <linux/types.h>
33#include <linux/pci.h>
34#include <linux/netdevice.h>
b25ebfd2 35#include <linux/cpumask.h>
6fabd715 36#include <linux/aer.h>
f62bbb5e 37#include <linux/if_vlan.h>
9a799d71 38
3a6a4eda
JK		 39#ifdef CONFIG_IXGBE_PTP
40#include <linux/clocksource.h>
41#include <linux/net_tstamp.h>
42#include <linux/ptp_clock_kernel.h>
43#endif /* CONFIG_IXGBE_PTP */
44
9a799d71
AK		 45#include "ixgbe_type.h"
46#include "ixgbe_common.h"
2f90b865 47#include "ixgbe_dcb.h"
eacd73f7
YZ		 48#if defined(CONFIG_FCOE) || defined(CONFIG_FCOE_MODULE)
49#define IXGBE_FCOE
50#include "ixgbe_fcoe.h"
51#endif /* CONFIG_FCOE or CONFIG_FCOE_MODULE */
5dd2d332 52#ifdef CONFIG_IXGBE_DCA
bd0362dd
JC		 53#include <linux/dca.h>
54#endif
9a799d71 55
849c4542
ET		 56/* common prefix used by pr_<> macros */
57#undef pr_fmt
58#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
9a799d71
AK		 59
60/* TX/RX descriptor defines */
6bacb300 61#define IXGBE_DEFAULT_TXD 512
59224555 62#define IXGBE_DEFAULT_TX_WORK 256
9a799d71
AK		 63#define IXGBE_MAX_TXD 4096
64#define IXGBE_MIN_TXD 64
65
6bacb300 66#define IXGBE_DEFAULT_RXD 512
9a799d71
AK		 67#define IXGBE_MAX_RXD 4096
68#define IXGBE_MIN_RXD 64
69
9a799d71 70/* flow control */
2b9ade93 71#define IXGBE_MIN_FCRTL 0x40
9a799d71 72#define IXGBE_MAX_FCRTL 0x7FF80
2b9ade93 73#define IXGBE_MIN_FCRTH 0x600
9a799d71 74#define IXGBE_MAX_FCRTH 0x7FFF0
2b9ade93 75#define IXGBE_DEFAULT_FCPAUSE 0xFFFF
9a799d71
AK		 76#define IXGBE_MIN_FCPAUSE 0
77#define IXGBE_MAX_FCPAUSE 0xFFFF
78
79/* Supported Rx Buffer Sizes */
13958070 80#define IXGBE_RXBUFFER_512 512 /* Used for packet split */
919e78a6 81#define IXGBE_MAX_RXBUFFER 16384 /* largest size for a single descriptor */
9a799d71 82
13958070
AD		 83/*
84 * NOTE: netdev_alloc_skb reserves up to 64 bytes, NET_IP_ALIGN mans we
85 * reserve 2 more, and skb_shared_info adds an additional 384 bytes more,
86 * this adds up to 512 bytes of extra data meaning the smallest allocation
87 * we could have is 1K.
88 * i.e. RXBUFFER_512 --> size-1024 slab
89 */
90#define IXGBE_RX_HDR_SIZE IXGBE_RXBUFFER_512
9a799d71
AK		 91
92#define MAXIMUM_ETHERNET_VLAN_SIZE (ETH_FRAME_LEN + ETH_FCS_LEN + VLAN_HLEN)
93
9a799d71
AK		 94/* How many Rx Buffers do we bundle into one write to the hardware ? */
95#define IXGBE_RX_BUFFER_WRITE 16 /* Must be power of 2 */
96
97#define IXGBE_TX_FLAGS_CSUM (u32)(1)
66f32a8b
AD		 98#define IXGBE_TX_FLAGS_HW_VLAN (u32)(1 << 1)
99#define IXGBE_TX_FLAGS_SW_VLAN (u32)(1 << 2)
100#define IXGBE_TX_FLAGS_TSO (u32)(1 << 3)
101#define IXGBE_TX_FLAGS_IPV4 (u32)(1 << 4)
102#define IXGBE_TX_FLAGS_FCOE (u32)(1 << 5)
103#define IXGBE_TX_FLAGS_FSO (u32)(1 << 6)
7f9643fd 104#define IXGBE_TX_FLAGS_TXSW (u32)(1 << 7)
3a6a4eda 105#define IXGBE_TX_FLAGS_TSTAMP (u32)(1 << 8)
9a799d71 106#define IXGBE_TX_FLAGS_VLAN_MASK 0xffff0000
66f32a8b
AD		 107#define IXGBE_TX_FLAGS_VLAN_PRIO_MASK 0xe0000000
108#define IXGBE_TX_FLAGS_VLAN_PRIO_SHIFT 29
9a799d71
AK		 109#define IXGBE_TX_FLAGS_VLAN_SHIFT 16
110
7f870475
GR		 111#define IXGBE_MAX_VF_MC_ENTRIES 30
112#define IXGBE_MAX_VF_FUNCTIONS 64
113#define IXGBE_MAX_VFTA_ENTRIES 128
114#define MAX_EMULATION_MAC_ADDRS 16
a1cbb15c 115#define IXGBE_MAX_PF_MACVLANS 15
7f870475 116#define VMDQ_P(p) ((p) + adapter->num_vfs)
83c61fa9
GR		 117#define IXGBE_82599_VF_DEVICE_ID 0x10ED
118#define IXGBE_X540_VF_DEVICE_ID 0x1515
7f870475
GR		 119
120struct vf_data_storage {
121 unsigned char vf_mac_addresses[ETH_ALEN];
122 u16 vf_mc_hashes[IXGBE_MAX_VF_MC_ENTRIES];
123 u16 num_vf_mc_hashes;
124 u16 default_vf_vlan_id;
125 u16 vlans_enabled;
7f870475 126 bool clear_to_send;
7f01648a 127 bool pf_set_mac;
7f01648a
GR		 128 u16 pf_vlan; /* When set, guest VLAN config not allowed. */
129 u16 pf_qos;
ff4ab206 130 u16 tx_rate;
de4c7f65
GR		 131 u16 vlan_count;
132 u8 spoofchk_enabled;
c6bda30a 133 struct pci_dev *vfdev;
7f870475
GR		 134};
135
a1cbb15c
GR		 136struct vf_macvlans {
137 struct list_head l;
138 int vf;
139 int rar_entry;
140 bool free;
141 bool is_macvlan;
142 u8 vf_macvlan[ETH_ALEN];
143};
144
a535c30e
AD		 145#define IXGBE_MAX_TXD_PWR 14
146#define IXGBE_MAX_DATA_PER_TXD (1 << IXGBE_MAX_TXD_PWR)
147
148/* Tx Descriptors needed, worst case */
149#define TXD_USE_COUNT(S) DIV_ROUND_UP((S), IXGBE_MAX_DATA_PER_TXD)
150#define DESC_NEEDED ((MAX_SKB_FRAGS * TXD_USE_COUNT(PAGE_SIZE)) + 4)
151
9a799d71
AK		 152/* wrapper around a pointer to a socket buffer,
153 * so a DMA handle can be stored along with the buffer */
154struct ixgbe_tx_buffer {
d3d00239 155 union ixgbe_adv_tx_desc *next_to_watch;
9a799d71 156 unsigned long time_stamp;
fd0db0ed
AD		 157 struct sk_buff *skb;
158 unsigned int bytecount;
159 unsigned short gso_segs;
244e27ad 160 __be16 protocol;
729739b7
AD		 161 DEFINE_DMA_UNMAP_ADDR(dma);
162 DEFINE_DMA_UNMAP_LEN(len);
d3d00239 163 u32 tx_flags;
9a799d71
AK		 164};
165
166struct ixgbe_rx_buffer {
167 struct sk_buff *skb;
168 dma_addr_t dma;
169 struct page *page;
762f4c57 170 unsigned int page_offset;
9a799d71
AK		 171};
172
173struct ixgbe_queue_stats {
174 u64 packets;
175 u64 bytes;
176};
177
5b7da515
AD		 178struct ixgbe_tx_queue_stats {
179 u64 restart_queue;
180 u64 tx_busy;
c84d324c 181 u64 tx_done_old;
5b7da515
AD		 182};
183
184struct ixgbe_rx_queue_stats {
185 u64 rsc_count;
186 u64 rsc_flush;
187 u64 non_eop_descs;
188 u64 alloc_rx_page_failed;
189 u64 alloc_rx_buff_failed;
8a0da21b 190 u64 csum_err;
5b7da515
AD		 191};
192
f800326d 193enum ixgbe_ring_state_t {
7d637bcc
AD		 194 __IXGBE_TX_FDIR_INIT_DONE,
195 __IXGBE_TX_DETECT_HANG,
c84d324c 196 __IXGBE_HANG_CHECK_ARMED,
7d637bcc 197 __IXGBE_RX_RSC_ENABLED,
8a0da21b 198 __IXGBE_RX_CSUM_UDP_ZERO_ERR,
57efd44c 199 __IXGBE_RX_FCOE,
7d637bcc
AD		 200};
201
7d637bcc
AD		 202#define check_for_tx_hang(ring) \
203 test_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
204#define set_check_for_tx_hang(ring) \
205 set_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
206#define clear_check_for_tx_hang(ring) \
207 clear_bit(__IXGBE_TX_DETECT_HANG, &(ring)->state)
208#define ring_is_rsc_enabled(ring) \
209 test_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
210#define set_ring_rsc_enabled(ring) \
211 set_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
212#define clear_ring_rsc_enabled(ring) \
213 clear_bit(__IXGBE_RX_RSC_ENABLED, &(ring)->state)
9a799d71 214struct ixgbe_ring {
efe3d3c8 215 struct ixgbe_ring *next; /* pointer to next ring in q_vector */
d3ee4294
AD		 216 struct ixgbe_q_vector *q_vector; /* backpointer to host q_vector */
217 struct net_device *netdev; /* netdev ring belongs to */
218 struct device *dev; /* device for DMA mapping */
9a799d71 219 void *desc; /* descriptor ring memory */
9a799d71
AK		 220 union {
221 struct ixgbe_tx_buffer *tx_buffer_info;
222 struct ixgbe_rx_buffer *rx_buffer_info;
223 };
7d637bcc 224 unsigned long state;
bd198058 225 u8 __iomem *tail;
d3ee4294
AD		 226 dma_addr_t dma; /* phys. address of descriptor ring */
227 unsigned int size; /* length in bytes */
bd198058 228
ae540af1 229 u16 count; /* amount of descriptors */
ae540af1
JB		 230
231 u8 queue_index; /* needed for multiqueue queue management */
7d637bcc
AD		 232 u8 reg_idx; /* holds the special value that gets
233 * the hardware register offset
234 * associated with this ring, which is
235 * different for DCB and RSS modes
236 */
d3ee4294
AD		 237 u16 next_to_use;
238 u16 next_to_clean;
239
f800326d 240 union {
d3ee4294 241 u16 next_to_alloc;
f800326d
AD		 242 struct {
243 u8 atr_sample_rate;
244 u8 atr_count;
245 };
f800326d 246 };
9a799d71 247
bd198058 248 u8 dcb_tc;
9a799d71 249 struct ixgbe_queue_stats stats;
de1036b1 250 struct u64_stats_sync syncp;
5b7da515
AD		 251 union {
252 struct ixgbe_tx_queue_stats tx_stats;
253 struct ixgbe_rx_queue_stats rx_stats;
254 };
7ca3bc58 255} ____cacheline_internodealigned_in_smp;
9a799d71 256
c7e4358a
SN		 257enum ixgbe_ring_f_enum {
258 RING_F_NONE = 0,
7f870475 259 RING_F_VMDQ, /* SR-IOV uses the same ring feature */
c7e4358a 260 RING_F_RSS,
c4cf55e5 261 RING_F_FDIR,
0331a832
YZ		 262#ifdef IXGBE_FCOE
263 RING_F_FCOE,
264#endif /* IXGBE_FCOE */
c7e4358a
SN		 265
266 RING_F_ARRAY_SIZE /* must be last in enum set */
267};
268
021230d4 269#define IXGBE_MAX_RSS_INDICES 16
7f870475 270#define IXGBE_MAX_VMDQ_INDICES 64
c4cf55e5 271#define IXGBE_MAX_FDIR_INDICES 64
0331a832
YZ		 272#ifdef IXGBE_FCOE
273#define IXGBE_MAX_FCOE_INDICES 8
e0fce695
JF		 274#define MAX_RX_QUEUES (IXGBE_MAX_FDIR_INDICES + IXGBE_MAX_FCOE_INDICES)
275#define MAX_TX_QUEUES (IXGBE_MAX_FDIR_INDICES + IXGBE_MAX_FCOE_INDICES)
276#else
277#define MAX_RX_QUEUES IXGBE_MAX_FDIR_INDICES
278#define MAX_TX_QUEUES IXGBE_MAX_FDIR_INDICES
0331a832 279#endif /* IXGBE_FCOE */
021230d4
AV		 280struct ixgbe_ring_feature {
281 int indices;
282 int mask;
7ca3bc58 283} ____cacheline_internodealigned_in_smp;
021230d4 284
f800326d
AD		 285/*
286 * FCoE requires that all Rx buffers be over 2200 bytes in length. Since
287 * this is twice the size of a half page we need to double the page order
288 * for FCoE enabled Rx queues.
289 */
290#if defined(IXGBE_FCOE) && (PAGE_SIZE < 8192)
291static inline unsigned int ixgbe_rx_pg_order(struct ixgbe_ring *ring)
292{
57efd44c 293 return test_bit(__IXGBE_RX_FCOE, &ring->state) ? 1 : 0;
f800326d
AD		 294}
295#else
296#define ixgbe_rx_pg_order(_ring) 0
297#endif
298#define ixgbe_rx_pg_size(_ring) (PAGE_SIZE << ixgbe_rx_pg_order(_ring))
299#define ixgbe_rx_bufsz(_ring) ((PAGE_SIZE / 2) << ixgbe_rx_pg_order(_ring))
300
08c8833b 301struct ixgbe_ring_container {
efe3d3c8 302 struct ixgbe_ring *ring; /* pointer to linked list of rings */
bd198058
AD		 303 unsigned int total_bytes; /* total bytes processed this int */
304 unsigned int total_packets; /* total packets processed this int */
305 u16 work_limit; /* total work allowed per interrupt */
08c8833b
AD		 306 u8 count; /* total number of rings in vector */
307 u8 itr; /* current ITR setting for ring */
308};
021230d4 309
a557928e
AD		 310/* iterator for handling rings in ring container */
311#define ixgbe_for_each_ring(pos, head) \
312 for (pos = (head).ring; pos != NULL; pos = pos->next)
313
2f90b865
AD		 314#define MAX_RX_PACKET_BUFFERS ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) \
315 ? 8 : 1)
316#define MAX_TX_PACKET_BUFFERS MAX_RX_PACKET_BUFFERS
317
021230d4
AV		 318/* MAX_MSIX_Q_VECTORS of these are allocated,
319 * but we only use one per queue-specific vector.
320 */
321struct ixgbe_q_vector {
322 struct ixgbe_adapter *adapter;
33cf09c9
AD		 323#ifdef CONFIG_IXGBE_DCA
324 int cpu; /* CPU for DCA */
325#endif
d5bf4f67
ET		 326 u16 v_idx; /* index of q_vector within array, also used for
327 * finding the bit in EICR and friends that
328 * represents the vector for this ring */
329 u16 itr; /* Interrupt throttle rate written to EITR */
08c8833b 330 struct ixgbe_ring_container rx, tx;
d5bf4f67
ET		 331
332 struct napi_struct napi;
de88eeeb
AD		 333 cpumask_t affinity_mask;
334 int numa_node;
335 struct rcu_head rcu; /* to avoid race with update stats on free */
d0759ebb 336 char name[IFNAMSIZ + 9];
de88eeeb
AD		 337
338 /* for dynamic allocation of rings associated with this q_vector */
339 struct ixgbe_ring ring[0] ____cacheline_internodealigned_in_smp;
021230d4 340};
3ca8bc6d
DS		 341#ifdef CONFIG_IXGBE_HWMON
342
343#define IXGBE_HWMON_TYPE_LOC 0
344#define IXGBE_HWMON_TYPE_TEMP 1
345#define IXGBE_HWMON_TYPE_CAUTION 2
346#define IXGBE_HWMON_TYPE_MAX 3
347
348struct hwmon_attr {
349 struct device_attribute dev_attr;
350 struct ixgbe_hw *hw;
351 struct ixgbe_thermal_diode_data *sensor;
352 char name[12];
353};
354
355struct hwmon_buff {
356 struct device *device;
357 struct hwmon_attr *hwmon_list;
358 unsigned int n_hwmon;
359};
360#endif /* CONFIG_IXGBE_HWMON */
021230d4 361
d5bf4f67
ET		 362/*
363 * microsecond values for various ITR rates shifted by 2 to fit itr register
364 * with the first 3 bits reserved 0
9a799d71 365 */
d5bf4f67
ET		 366#define IXGBE_MIN_RSC_ITR 24
367#define IXGBE_100K_ITR 40
368#define IXGBE_20K_ITR 200
369#define IXGBE_10K_ITR 400
370#define IXGBE_8K_ITR 500
9a799d71 371
f56e0cb1
AD		 372/* ixgbe_test_staterr - tests bits in Rx descriptor status and error fields */
373static inline __le32 ixgbe_test_staterr(union ixgbe_adv_rx_desc *rx_desc,
374 const u32 stat_err_bits)
375{
376 return rx_desc->wb.upper.status_error & cpu_to_le32(stat_err_bits);
377}
378
7d4987de
AD		 379static inline u16 ixgbe_desc_unused(struct ixgbe_ring *ring)
380{
381 u16 ntc = ring->next_to_clean;
382 u16 ntu = ring->next_to_use;
383
384 return ((ntc > ntu) ? 0 : ring->count) + ntc - ntu - 1;
385}
9a799d71 386
e4f74028 387#define IXGBE_RX_DESC(R, i) \
31f05a2d 388 (&(((union ixgbe_adv_rx_desc *)((R)->desc))[i]))
e4f74028 389#define IXGBE_TX_DESC(R, i) \
31f05a2d 390 (&(((union ixgbe_adv_tx_desc *)((R)->desc))[i]))
e4f74028 391#define IXGBE_TX_CTXTDESC(R, i) \
31f05a2d 392 (&(((struct ixgbe_adv_tx_context_desc *)((R)->desc))[i]))
9a799d71
AK		 393
394#define IXGBE_MAX_JUMBO_FRAME_SIZE 16128
63f39bd1
YZ		 395#ifdef IXGBE_FCOE
396/* Use 3K as the baby jumbo frame size for FCoE */
397#define IXGBE_FCOE_JUMBO_FRAME_SIZE 3072
398#endif /* IXGBE_FCOE */
9a799d71 399
021230d4
AV		 400#define OTHER_VECTOR 1
401#define NON_Q_VECTORS (OTHER_VECTOR)
402
e8e26350
PW		 403#define MAX_MSIX_VECTORS_82599 64
404#define MAX_MSIX_Q_VECTORS_82599 64
eb7f139c
PWJ		 405#define MAX_MSIX_VECTORS_82598 18
406#define MAX_MSIX_Q_VECTORS_82598 16
407
e8e26350
PW		 408#define MAX_MSIX_Q_VECTORS MAX_MSIX_Q_VECTORS_82599
409#define MAX_MSIX_COUNT MAX_MSIX_VECTORS_82599
eb7f139c 410
8f15486d 411#define MIN_MSIX_Q_VECTORS 1
021230d4
AV		 412#define MIN_MSIX_COUNT (MIN_MSIX_Q_VECTORS + NON_Q_VECTORS)
413
46646e61
AD		 414/* default to trying for four seconds */
415#define IXGBE_TRY_LINK_TIMEOUT (4 * HZ)
416
9a799d71
AK		 417/* board specific private data structure */
418struct ixgbe_adapter {
46646e61
AD		 419 unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];
420 /* OS defined structs */
421 struct net_device *netdev;
422 struct pci_dev *pdev;
423
e606bfe7
AD		 424 unsigned long state;
425
426 /* Some features need tri-state capability,
427 * thus the additional *_CAPABLE flags.
428 */
429 u32 flags;
e606bfe7
AD		 430#define IXGBE_FLAG_MSI_CAPABLE (u32)(1 << 1)
431#define IXGBE_FLAG_MSI_ENABLED (u32)(1 << 2)
432#define IXGBE_FLAG_MSIX_CAPABLE (u32)(1 << 3)
433#define IXGBE_FLAG_MSIX_ENABLED (u32)(1 << 4)
434#define IXGBE_FLAG_RX_1BUF_CAPABLE (u32)(1 << 6)
435#define IXGBE_FLAG_RX_PS_CAPABLE (u32)(1 << 7)
436#define IXGBE_FLAG_RX_PS_ENABLED (u32)(1 << 8)
437#define IXGBE_FLAG_IN_NETPOLL (u32)(1 << 9)
438#define IXGBE_FLAG_DCA_ENABLED (u32)(1 << 10)
439#define IXGBE_FLAG_DCA_CAPABLE (u32)(1 << 11)
440#define IXGBE_FLAG_IMIR_ENABLED (u32)(1 << 12)
441#define IXGBE_FLAG_MQ_CAPABLE (u32)(1 << 13)
442#define IXGBE_FLAG_DCB_ENABLED (u32)(1 << 14)
443#define IXGBE_FLAG_RSS_ENABLED (u32)(1 << 16)
444#define IXGBE_FLAG_RSS_CAPABLE (u32)(1 << 17)
445#define IXGBE_FLAG_VMDQ_CAPABLE (u32)(1 << 18)
446#define IXGBE_FLAG_VMDQ_ENABLED (u32)(1 << 19)
447#define IXGBE_FLAG_FAN_FAIL_CAPABLE (u32)(1 << 20)
448#define IXGBE_FLAG_NEED_LINK_UPDATE (u32)(1 << 22)
7086400d
AD		 449#define IXGBE_FLAG_NEED_LINK_CONFIG (u32)(1 << 23)
450#define IXGBE_FLAG_FDIR_HASH_CAPABLE (u32)(1 << 24)
451#define IXGBE_FLAG_FDIR_PERFECT_CAPABLE (u32)(1 << 25)
452#define IXGBE_FLAG_FCOE_CAPABLE (u32)(1 << 26)
453#define IXGBE_FLAG_FCOE_ENABLED (u32)(1 << 27)
454#define IXGBE_FLAG_SRIOV_CAPABLE (u32)(1 << 28)
455#define IXGBE_FLAG_SRIOV_ENABLED (u32)(1 << 29)
e606bfe7
AD		 456
457 u32 flags2;
458#define IXGBE_FLAG2_RSC_CAPABLE (u32)(1)
459#define IXGBE_FLAG2_RSC_ENABLED (u32)(1 << 1)
460#define IXGBE_FLAG2_TEMP_SENSOR_CAPABLE (u32)(1 << 2)
f0f9778d 461#define IXGBE_FLAG2_TEMP_SENSOR_EVENT (u32)(1 << 3)
7086400d
AD		 462#define IXGBE_FLAG2_SEARCH_FOR_SFP (u32)(1 << 4)
463#define IXGBE_FLAG2_SFP_NEEDS_RESET (u32)(1 << 5)
c83c6cbd 464#define IXGBE_FLAG2_RESET_REQUESTED (u32)(1 << 6)
d034acf1 465#define IXGBE_FLAG2_FDIR_REQUIRES_REINIT (u32)(1 << 7)
ef6afc0c
AD		 466#define IXGBE_FLAG2_RSS_FIELD_IPV4_UDP (u32)(1 << 8)
467#define IXGBE_FLAG2_RSS_FIELD_IPV6_UDP (u32)(1 << 9)
3a6a4eda 468#define IXGBE_FLAG2_OVERFLOW_CHECK_ENABLED (u32)(1 << 10)
681ae1ad 469#define IXGBE_FLAG2_PTP_PPS_ENABLED (u32)(1 << 11)
d033d526 470
46646e61
AD		 471 /* Tx fast path data */
472 int num_tx_queues;
473 u16 tx_itr_setting;
bd198058
AD		 474 u16 tx_work_limit;
475
46646e61
AD		 476 /* Rx fast path data */
477 int num_rx_queues;
478 u16 rx_itr_setting;
479
9a799d71 480 /* TX */
4a0b9ca0 481 struct ixgbe_ring *tx_ring[MAX_TX_QUEUES] ____cacheline_aligned_in_smp;
9a799d71 482
7ca3bc58
JB		 483 u64 restart_queue;
484 u64 lsc_int;
46646e61 485 u32 tx_timeout_count;
7ca3bc58 486
9a799d71 487 /* RX */
46646e61 488 struct ixgbe_ring *rx_ring[MAX_RX_QUEUES];
7f870475
GR		 489 int num_rx_pools; /* == num_rx_queues in 82598 */
490 int num_rx_queues_per_pool; /* 1 if 82598, can be many if 82599 */
9a799d71 491 u64 hw_csum_rx_error;
e8e26350 492 u64 hw_rx_no_dma_resources;
46646e61
AD		 493 u64 rsc_total_count;
494 u64 rsc_total_flush;
9a799d71 495 u64 non_eop_descs;
9a799d71
AK		 496 u32 alloc_rx_page_failed;
497 u32 alloc_rx_buff_failed;
498
46646e61 499 struct ixgbe_q_vector *q_vector[MAX_MSIX_Q_VECTORS];
9a799d71 500
46646e61
AD		 501 /* DCB parameters */
502 struct ieee_pfc *ixgbe_ieee_pfc;
503 struct ieee_ets *ixgbe_ieee_ets;
504 struct ixgbe_dcb_config dcb_cfg;
505 struct ixgbe_dcb_config temp_dcb_cfg;
506 u8 dcb_set_bitmap;
507 u8 dcbx_cap;
508 enum ixgbe_fc_mode last_lfc_mode;
509
510 int num_msix_vectors;
511 int max_msix_q_vectors; /* true count of q_vectors for device */
512 struct ixgbe_ring_feature ring_feature[RING_F_ARRAY_SIZE];
513 struct msix_entry *msix_entries;
9a799d71 514
da4dd0f7
PWJ		 515 u32 test_icr;
516 struct ixgbe_ring test_tx_ring;
517 struct ixgbe_ring test_rx_ring;
518
9a799d71
AK		 519 /* structs defined in ixgbe_hw.h */
520 struct ixgbe_hw hw;
521 u16 msg_enable;
522 struct ixgbe_hw_stats stats;
021230d4 523
9a799d71 524 u64 tx_busy;
30efa5a3
JB		 525 unsigned int tx_ring_count;
526 unsigned int rx_ring_count;
cf8280ee
JB		 527
528 u32 link_speed;
529 bool link_up;
530 unsigned long link_check_timeout;
531
7086400d 532 struct timer_list service_timer;
46646e61
AD		 533 struct work_struct service_task;
534
535 struct hlist_head fdir_filter_list;
536 unsigned long fdir_overflow; /* number of times ATR was backed off */
537 union ixgbe_atr_input fdir_mask;
538 int fdir_filter_count;
c4cf55e5
PWJ		 539 u32 fdir_pballoc;
540 u32 atr_sample_rate;
541 spinlock_t fdir_perfect_lock;
46646e61 542
d0ed8937
YZ		 543#ifdef IXGBE_FCOE
544 struct ixgbe_fcoe fcoe;
545#endif /* IXGBE_FCOE */
e8e26350 546 u32 wol;
46646e61 547
46646e61
AD		 548 u16 bd_number;
549
15e5209f
ET		 550 u16 eeprom_verh;
551 u16 eeprom_verl;
c23f5b6b 552 u16 eeprom_cap;
7f870475 553
119fc60a 554 u32 interrupt_event;
46646e61 555 u32 led_reg;
1a6c14a2 556
3a6a4eda
JK		 557#ifdef CONFIG_IXGBE_PTP
558 struct ptp_clock *ptp_clock;
559 struct ptp_clock_info ptp_caps;
560 unsigned long last_overflow_check;
561 spinlock_t tmreg_lock;
562 struct cyclecounter cc;
563 struct timecounter tc;
1d1a79b5 564 int rx_hwtstamp_filter;
3a6a4eda
JK		 565 u32 base_incval;
566 u32 cycle_speed;
567#endif /* CONFIG_IXGBE_PTP */
568
7f870475
GR		 569 /* SR-IOV */
570 DECLARE_BITMAP(active_vfs, IXGBE_MAX_VF_FUNCTIONS);
571 unsigned int num_vfs;
572 struct vf_data_storage *vfinfo;
ff4ab206 573 int vf_rate_link_speed;
a1cbb15c
GR		 574 struct vf_macvlans vf_mvs;
575 struct vf_macvlans *mv_list;
3e05334f 576
83c61fa9
GR		 577 u32 timer_event_accumulator;
578 u32 vferr_refcount;
3ca8bc6d
DS		 579 struct kobject *info_kobj;
580#ifdef CONFIG_IXGBE_HWMON
581 struct hwmon_buff ixgbe_hwmon_buff;
582#endif /* CONFIG_IXGBE_HWMON */
3e05334f
AD		 583};
584
585struct ixgbe_fdir_filter {
586 struct hlist_node fdir_node;
587 union ixgbe_atr_input filter;
588 u16 sw_idx;
589 u16 action;
9a799d71
AK		 590};
591
70e5576c 592enum ixgbe_state_t {
9a799d71
AK		 593 __IXGBE_TESTING,
594 __IXGBE_RESETTING,
c4900be0 595 __IXGBE_DOWN,
7086400d
AD		 596 __IXGBE_SERVICE_SCHED,
597 __IXGBE_IN_SFP_INIT,
9a799d71
AK		 598};
599
4c1975d7
AD		 600struct ixgbe_cb {
601 union { /* Union defining head/tail partner */
602 struct sk_buff *head;
603 struct sk_buff *tail;
604 };
aa80175a 605 dma_addr_t dma;
4c1975d7 606 u16 append_cnt;
f800326d 607 bool page_released;
aa80175a 608};
4c1975d7 609#define IXGBE_CB(skb) ((struct ixgbe_cb *)(skb)->cb)
aa80175a 610
9a799d71 611enum ixgbe_boards {
3957d63d 612 board_82598,
e8e26350 613 board_82599,
fe15e8e1 614 board_X540,
9a799d71
AK		 615};
616
3957d63d 617extern struct ixgbe_info ixgbe_82598_info;
e8e26350 618extern struct ixgbe_info ixgbe_82599_info;
fe15e8e1 619extern struct ixgbe_info ixgbe_X540_info;
7a6b6f51 620#ifdef CONFIG_IXGBE_DCB
32953543 621extern const struct dcbnl_rtnl_ops dcbnl_ops;
2f90b865 622#endif
9a799d71
AK		 623
624extern char ixgbe_driver_name[];
9c8eb720 625extern const char ixgbe_driver_version[];
8af3c33f 626#ifdef IXGBE_FCOE
ea81875a 627extern char ixgbe_default_device_descr[];
8af3c33f 628#endif /* IXGBE_FCOE */
9a799d71 629
c7ccde0f 630extern void ixgbe_up(struct ixgbe_adapter *adapter);
9a799d71 631extern void ixgbe_down(struct ixgbe_adapter *adapter);
d4f80882 632extern void ixgbe_reinit_locked(struct ixgbe_adapter *adapter);
9a799d71 633extern void ixgbe_reset(struct ixgbe_adapter *adapter);
9a799d71 634extern void ixgbe_set_ethtool_ops(struct net_device *netdev);
b6ec895e
AD		 635extern int ixgbe_setup_rx_resources(struct ixgbe_ring *);
636extern int ixgbe_setup_tx_resources(struct ixgbe_ring *);
637extern void ixgbe_free_rx_resources(struct ixgbe_ring *);
638extern void ixgbe_free_tx_resources(struct ixgbe_ring *);
84418e3b
AD		 639extern void ixgbe_configure_rx_ring(struct ixgbe_adapter *,struct ixgbe_ring *);
640extern void ixgbe_configure_tx_ring(struct ixgbe_adapter *,struct ixgbe_ring *);
2d39d576
YZ		 641extern void ixgbe_disable_rx_queue(struct ixgbe_adapter *adapter,
642 struct ixgbe_ring *);
b4617240 643extern void ixgbe_update_stats(struct ixgbe_adapter *adapter);
2f90b865 644extern int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter);
8e2813f5
JK		 645extern int ixgbe_wol_supported(struct ixgbe_adapter *adapter, u16 device_id,
646 u16 subdevice_id);
7a921c93 647extern void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter);
84418e3b 648extern netdev_tx_t ixgbe_xmit_frame_ring(struct sk_buff *,
84418e3b
AD		 649 struct ixgbe_adapter *,
650 struct ixgbe_ring *);
b6ec895e 651extern void ixgbe_unmap_and_free_tx_resource(struct ixgbe_ring *,
84418e3b 652 struct ixgbe_tx_buffer *);
fc77dc3c 653extern void ixgbe_alloc_rx_buffers(struct ixgbe_ring *, u16);
fe49f04a 654extern void ixgbe_write_eitr(struct ixgbe_q_vector *);
8af3c33f 655extern int ixgbe_poll(struct napi_struct *napi, int budget);
fe49f04a 656extern int ethtool_ioctl(struct ifreq *ifr);
ffff4772 657extern s32 ixgbe_reinit_fdir_tables_82599(struct ixgbe_hw *hw);
c04f6ca8
AD		 658extern s32 ixgbe_init_fdir_signature_82599(struct ixgbe_hw *hw, u32 fdirctrl);
659extern s32 ixgbe_init_fdir_perfect_82599(struct ixgbe_hw *hw, u32 fdirctrl);
ffff4772 660extern s32 ixgbe_fdir_add_signature_filter_82599(struct ixgbe_hw *hw,
69830529
AD		 661 union ixgbe_atr_hash_dword input,
662 union ixgbe_atr_hash_dword common,
ffff4772 663 u8 queue);
c04f6ca8
AD		 664extern s32 ixgbe_fdir_set_input_mask_82599(struct ixgbe_hw *hw,
665 union ixgbe_atr_input *input_mask);
666extern s32 ixgbe_fdir_write_perfect_filter_82599(struct ixgbe_hw *hw,
667 union ixgbe_atr_input *input,
668 u16 soft_id, u8 queue);
669extern s32 ixgbe_fdir_erase_perfect_filter_82599(struct ixgbe_hw *hw,
670 union ixgbe_atr_input *input,
671 u16 soft_id);
672extern void ixgbe_atr_compute_perfect_hash_82599(union ixgbe_atr_input *input,
673 union ixgbe_atr_input *mask);
7f870475 674extern void ixgbe_set_rx_mode(struct net_device *netdev);
8af3c33f 675#ifdef CONFIG_IXGBE_DCB
3ebe8fde 676extern void ixgbe_set_rx_drop_en(struct ixgbe_adapter *adapter);
e5b64635 677extern int ixgbe_setup_tc(struct net_device *dev, u8 tc);
8af3c33f 678#endif
897ab156 679extern void ixgbe_tx_ctxtdesc(struct ixgbe_ring *, u32, u32, u32, u32);
082757af 680extern void ixgbe_do_reset(struct net_device *netdev);
1210982b 681#ifdef CONFIG_IXGBE_HWMON
3ca8bc6d
DS		 682extern void ixgbe_sysfs_exit(struct ixgbe_adapter *adapter);
683extern int ixgbe_sysfs_init(struct ixgbe_adapter *adapter);
1210982b 684#endif /* CONFIG_IXGBE_HWMON */
eacd73f7
YZ		 685#ifdef IXGBE_FCOE
686extern void ixgbe_configure_fcoe(struct ixgbe_adapter *adapter);
fd0db0ed
AD		 687extern int ixgbe_fso(struct ixgbe_ring *tx_ring,
688 struct ixgbe_tx_buffer *first,
244e27ad 689 u8 *hdr_len);
332d4a7d
YZ		 690extern void ixgbe_cleanup_fcoe(struct ixgbe_adapter *adapter);
691extern int ixgbe_fcoe_ddp(struct ixgbe_adapter *adapter,
ff886dfc 692 union ixgbe_adv_rx_desc *rx_desc,
f56e0cb1 693 struct sk_buff *skb);
332d4a7d
YZ		 694extern int ixgbe_fcoe_ddp_get(struct net_device *netdev, u16 xid,
695 struct scatterlist *sgl, unsigned int sgc);
68a683cf
YZ		 696extern int ixgbe_fcoe_ddp_target(struct net_device *netdev, u16 xid,
697 struct scatterlist *sgl, unsigned int sgc);
332d4a7d 698extern int ixgbe_fcoe_ddp_put(struct net_device *netdev, u16 xid);
8450ff8c
YZ		 699extern int ixgbe_fcoe_enable(struct net_device *netdev);
700extern int ixgbe_fcoe_disable(struct net_device *netdev);
6ee16520
YZ		 701#ifdef CONFIG_IXGBE_DCB
702extern u8 ixgbe_fcoe_getapp(struct ixgbe_adapter *adapter);
703extern u8 ixgbe_fcoe_setapp(struct ixgbe_adapter *adapter, u8 up);
704#endif /* CONFIG_IXGBE_DCB */
61a1fa10 705extern int ixgbe_fcoe_get_wwn(struct net_device *netdev, u64 *wwn, int type);
ea81875a
NP		 706extern int ixgbe_fcoe_get_hbainfo(struct net_device *netdev,
707 struct netdev_fcoe_hbainfo *info);
eacd73f7 708#endif /* IXGBE_FCOE */
9a799d71 709
b2d96e0a
AD		 710static inline struct netdev_queue *txring_txq(const struct ixgbe_ring *ring)
711{
712 return netdev_get_tx_queue(ring->netdev, ring->queue_index);
713}
714
3a6a4eda
JK		 715#ifdef CONFIG_IXGBE_PTP
716extern void ixgbe_ptp_init(struct ixgbe_adapter *adapter);
717extern void ixgbe_ptp_stop(struct ixgbe_adapter *adapter);
718extern void ixgbe_ptp_overflow_check(struct ixgbe_adapter *adapter);
719extern void ixgbe_ptp_tx_hwtstamp(struct ixgbe_q_vector *q_vector,
720 struct sk_buff *skb);
721extern void ixgbe_ptp_rx_hwtstamp(struct ixgbe_q_vector *q_vector,
1d1a79b5 722 union ixgbe_adv_rx_desc *rx_desc,
3a6a4eda
JK		 723 struct sk_buff *skb);
724extern int ixgbe_ptp_hwtstamp_ioctl(struct ixgbe_adapter *adapter,
725 struct ifreq *ifr, int cmd);
726extern void ixgbe_ptp_start_cyclecounter(struct ixgbe_adapter *adapter);
681ae1ad 727extern void ixgbe_ptp_check_pps_event(struct ixgbe_adapter *adapter, u32 eicr);
3a6a4eda
JK		 728#endif /* CONFIG_IXGBE_PTP */
729
9a799d71 730#endif /* _IXGBE_H_ */
Linux 6.x block layer and io_uring tree(s)