projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
net: rps: support PPPOE session messages
[linux-2.6-block.git] / drivers / net / ethernet / intel / e1000e / e1000.h
CommitLineData
bc7f75fa
AK		 1/*******************************************************************************
2
3 Intel PRO/1000 Linux driver
0d6057e4 4 Copyright(c) 1999 - 2011 Intel Corporation.
bc7f75fa
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
23 Linux NICS <linux.nics@intel.com>
24 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
25 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26
27*******************************************************************************/
28
29/* Linux PRO/1000 Ethernet Driver main header file */
30
31#ifndef _E1000_H_
32#define _E1000_H_
33
86d70e53 34#include <linux/bitops.h>
bc7f75fa
AK		 35#include <linux/types.h>
36#include <linux/timer.h>
37#include <linux/workqueue.h>
38#include <linux/io.h>
39#include <linux/netdevice.h>
d8014dbc 40#include <linux/pci.h>
6f461f6c 41#include <linux/pci-aspm.h>
fe46f58f 42#include <linux/crc32.h>
86d70e53 43#include <linux/if_vlan.h>
bc7f75fa
AK		 44
45#include "hw.h"
46
47struct e1000_info;
48
44defeb3 49#define e_dbg(format, arg...) \
8544b9f7 50 netdev_dbg(hw->adapter->netdev, format, ## arg)
44defeb3 51#define e_err(format, arg...) \
8544b9f7 52 netdev_err(adapter->netdev, format, ## arg)
44defeb3 53#define e_info(format, arg...) \
8544b9f7 54 netdev_info(adapter->netdev, format, ## arg)
44defeb3 55#define e_warn(format, arg...) \
8544b9f7 56 netdev_warn(adapter->netdev, format, ## arg)
44defeb3 57#define e_notice(format, arg...) \
8544b9f7 58 netdev_notice(adapter->netdev, format, ## arg)
bc7f75fa
AK		 59
60
98a1708d 61/* Interrupt modes, as used by the IntMode parameter */
4662e82b
BA		 62#define E1000E_INT_MODE_LEGACY 0
63#define E1000E_INT_MODE_MSI 1
64#define E1000E_INT_MODE_MSIX 2
65
ad68076e 66/* Tx/Rx descriptor defines */
bc7f75fa
AK		 67#define E1000_DEFAULT_TXD 256
68#define E1000_MAX_TXD 4096
7b1be198 69#define E1000_MIN_TXD 64
bc7f75fa
AK		 70
71#define E1000_DEFAULT_RXD 256
72#define E1000_MAX_RXD 4096
7b1be198 73#define E1000_MIN_RXD 64
bc7f75fa 74
de5b3077
AK		 75#define E1000_MIN_ITR_USECS 10 /* 100000 irq/sec */
76#define E1000_MAX_ITR_USECS 10000 /* 100 irq/sec */
77
bc7f75fa
AK		 78/* Early Receive defines */
79#define E1000_ERT_2048 0x100
80
81#define E1000_FC_PAUSE_TIME 0x0680 /* 858 usec */
82
83/* How many Tx Descriptors do we need to call netif_wake_queue ? */
84/* How many Rx Buffers do we bundle into one write to the hardware ? */
85#define E1000_RX_BUFFER_WRITE 16 /* Must be power of 2 */
86
87#define AUTO_ALL_MODES 0
88#define E1000_EEPROM_APME 0x0400
89
90#define E1000_MNG_VLAN_NONE (-1)
91
92/* Number of packet split data buffers (not including the header buffer) */
93#define PS_PAGE_BUFFERS (MAX_PS_BUFFERS - 1)
94
2adc55c9
BA		 95#define DEFAULT_JUMBO 9234
96
a4f58f54
BA		 97/* BM/HV Specific Registers */
98#define BM_PORT_CTRL_PAGE 769
99
100#define PHY_UPPER_SHIFT 21
101#define BM_PHY_REG(page, reg) \
102 (((reg) & MAX_PHY_REG_ADDRESS) |\
103 (((page) & 0xFFFF) << PHY_PAGE_SHIFT) |\
104 (((reg) & ~MAX_PHY_REG_ADDRESS) << (PHY_UPPER_SHIFT - PHY_PAGE_SHIFT)))
105
106/* PHY Wakeup Registers and defines */
3ebfc7c9 107#define BM_PORT_GEN_CFG PHY_REG(BM_PORT_CTRL_PAGE, 17)
a4f58f54
BA		 108#define BM_RCTL PHY_REG(BM_WUC_PAGE, 0)
109#define BM_WUC PHY_REG(BM_WUC_PAGE, 1)
110#define BM_WUFC PHY_REG(BM_WUC_PAGE, 2)
111#define BM_WUS PHY_REG(BM_WUC_PAGE, 3)
112#define BM_RAR_L(_i) (BM_PHY_REG(BM_WUC_PAGE, 16 + ((_i) << 2)))
113#define BM_RAR_M(_i) (BM_PHY_REG(BM_WUC_PAGE, 17 + ((_i) << 2)))
114#define BM_RAR_H(_i) (BM_PHY_REG(BM_WUC_PAGE, 18 + ((_i) << 2)))
115#define BM_RAR_CTRL(_i) (BM_PHY_REG(BM_WUC_PAGE, 19 + ((_i) << 2)))
116#define BM_MTA(_i) (BM_PHY_REG(BM_WUC_PAGE, 128 + ((_i) << 1)))
117
118#define BM_RCTL_UPE 0x0001 /* Unicast Promiscuous Mode */
119#define BM_RCTL_MPE 0x0002 /* Multicast Promiscuous Mode */
120#define BM_RCTL_MO_SHIFT 3 /* Multicast Offset Shift */
121#define BM_RCTL_MO_MASK (3 << 3) /* Multicast Offset Mask */
122#define BM_RCTL_BAM 0x0020 /* Broadcast Accept Mode */
123#define BM_RCTL_PMCF 0x0040 /* Pass MAC Control Frames */
124#define BM_RCTL_RFCE 0x0080 /* Rx Flow Control Enable */
125
2b6b168d
BA		 126#define HV_STATS_PAGE 778
127#define HV_SCC_UPPER PHY_REG(HV_STATS_PAGE, 16) /* Single Collision Count */
128#define HV_SCC_LOWER PHY_REG(HV_STATS_PAGE, 17)
129#define HV_ECOL_UPPER PHY_REG(HV_STATS_PAGE, 18) /* Excessive Coll. Count */
130#define HV_ECOL_LOWER PHY_REG(HV_STATS_PAGE, 19)
131#define HV_MCC_UPPER PHY_REG(HV_STATS_PAGE, 20) /* Multiple Coll. Count */
132#define HV_MCC_LOWER PHY_REG(HV_STATS_PAGE, 21)
133#define HV_LATECOL_UPPER PHY_REG(HV_STATS_PAGE, 23) /* Late Collision Count */
134#define HV_LATECOL_LOWER PHY_REG(HV_STATS_PAGE, 24)
135#define HV_COLC_UPPER PHY_REG(HV_STATS_PAGE, 25) /* Collision Count */
136#define HV_COLC_LOWER PHY_REG(HV_STATS_PAGE, 26)
137#define HV_DC_UPPER PHY_REG(HV_STATS_PAGE, 27) /* Defer Count */
138#define HV_DC_LOWER PHY_REG(HV_STATS_PAGE, 28)
139#define HV_TNCRS_UPPER PHY_REG(HV_STATS_PAGE, 29) /* Transmit with no CRS */
140#define HV_TNCRS_LOWER PHY_REG(HV_STATS_PAGE, 30)
a4f58f54 141
38eb394e
BA		 142#define E1000_FCRTV_PCH 0x05F40 /* PCH Flow Control Refresh Timer Value */
143
1d5846b9
BA		 144/* BM PHY Copper Specific Status */
145#define BM_CS_STATUS 17
146#define BM_CS_STATUS_LINK_UP 0x0400
147#define BM_CS_STATUS_RESOLVED 0x0800
148#define BM_CS_STATUS_SPEED_MASK 0xC000
149#define BM_CS_STATUS_SPEED_1000 0x8000
150
151/* 82577 Mobile Phy Status Register */
152#define HV_M_STATUS 26
153#define HV_M_STATUS_AUTONEG_COMPLETE 0x1000
154#define HV_M_STATUS_SPEED_MASK 0x0300
155#define HV_M_STATUS_SPEED_1000 0x0200
156#define HV_M_STATUS_LINK_UP 0x0040
157
23606cf5
RW		 158/* Time to wait before putting the device into D3 if there's no link (in ms). */
159#define LINK_TIMEOUT 100
160
3a3b7586
JB		 161#define DEFAULT_RDTR 0
162#define DEFAULT_RADV 8
163#define BURST_RDTR 0x20
164#define BURST_RADV 0x20
165
166/*
167 * in the case of WTHRESH, it appears at least the 82571/2 hardware
168 * writes back 4 descriptors when WTHRESH=5, and 3 descriptors when
169 * WTHRESH=4, and since we want 64 bytes at a time written back, set
170 * it to 5
171 */
172#define E1000_TXDCTL_DMA_BURST_ENABLE \
173 (E1000_TXDCTL_GRAN | /* set descriptor granularity */ \
174 E1000_TXDCTL_COUNT_DESC | \
175 (5 << 16) | /* wthresh must be +1 more than desired */\
176 (1 << 8) | /* hthresh */ \
177 0x1f) /* pthresh */
178
179#define E1000_RXDCTL_DMA_BURST_ENABLE \
180 (0x01000000 | /* set descriptor granularity */ \
181 (4 << 16) | /* set writeback threshold */ \
182 (4 << 8) | /* set prefetch threshold */ \
183 0x20) /* set hthresh */
184
185#define E1000_TIDV_FPD (1 << 31)
186#define E1000_RDTR_FPD (1 << 31)
187
bc7f75fa
AK		 188enum e1000_boards {
189 board_82571,
190 board_82572,
191 board_82573,
4662e82b 192 board_82574,
8c81c9c3 193 board_82583,
bc7f75fa
AK		 194 board_80003es2lan,
195 board_ich8lan,
196 board_ich9lan,
f4187b56 197 board_ich10lan,
a4f58f54 198 board_pchlan,
d3738bb8 199 board_pch2lan,
bc7f75fa
AK		 200};
201
bc7f75fa
AK		 202struct e1000_ps_page {
203 struct page *page;
204 u64 dma; /* must be u64 - written to hw */
205};
206
207/*
208 * wrappers around a pointer to a socket buffer,
209 * so a DMA handle can be stored along with the buffer
210 */
211struct e1000_buffer {
212 dma_addr_t dma;
213 struct sk_buff *skb;
214 union {
ad68076e 215 /* Tx */
bc7f75fa
AK		 216 struct {
217 unsigned long time_stamp;
218 u16 length;
219 u16 next_to_watch;
9ed318d5
TH		 220 unsigned int segs;
221 unsigned int bytecount;
03b1320d 222 u16 mapped_as_page;
bc7f75fa 223 };
ad68076e 224 /* Rx */
03b1320d
AD		 225 struct {
226 /* arrays of page information for packet split */
227 struct e1000_ps_page *ps_pages;
228 struct page *page;
229 };
bc7f75fa 230 };
bc7f75fa
AK		 231};
232
233struct e1000_ring {
234 void *desc; /* pointer to ring memory */
235 dma_addr_t dma; /* phys address of ring */
236 unsigned int size; /* length of ring in bytes */
237 unsigned int count; /* number of desc. in ring */
238
239 u16 next_to_use;
240 u16 next_to_clean;
241
242 u16 head;
243 u16 tail;
244
245 /* array of buffer information structs */
246 struct e1000_buffer *buffer_info;
247
4662e82b
BA		 248 char name[IFNAMSIZ + 5];
249 u32 ims_val;
250 u32 itr_val;
251 u16 itr_register;
252 int set_itr;
253
bc7f75fa 254 struct sk_buff *rx_skb_top;
bc7f75fa
AK		 255};
256
7c25769f
BA		 257/* PHY register snapshot values */
258struct e1000_phy_regs {
259 u16 bmcr; /* basic mode control register */
260 u16 bmsr; /* basic mode status register */
261 u16 advertise; /* auto-negotiation advertisement */
262 u16 lpa; /* link partner ability register */
263 u16 expansion; /* auto-negotiation expansion reg */
264 u16 ctrl1000; /* 1000BASE-T control register */
265 u16 stat1000; /* 1000BASE-T status register */
266 u16 estatus; /* extended status register */
267};
268
bc7f75fa
AK		 269/* board specific private data structure */
270struct e1000_adapter {
271 struct timer_list watchdog_timer;
272 struct timer_list phy_info_timer;
273 struct timer_list blink_timer;
274
275 struct work_struct reset_task;
276 struct work_struct watchdog_task;
277
278 const struct e1000_info *ei;
279
86d70e53 280 unsigned long active_vlans[BITS_TO_LONGS(VLAN_N_VID)];
bc7f75fa
AK		 281 u32 bd_number;
282 u32 rx_buffer_len;
283 u16 mng_vlan_id;
284 u16 link_speed;
285 u16 link_duplex;
84527590 286 u16 eeprom_vers;
bc7f75fa 287
bc7f75fa
AK		 288 /* track device up/down/testing state */
289 unsigned long state;
290
291 /* Interrupt Throttle Rate */
292 u32 itr;
293 u32 itr_setting;
294 u16 tx_itr;
295 u16 rx_itr;
296
297 /*
ad68076e 298 * Tx
bc7f75fa
AK		 299 */
300 struct e1000_ring *tx_ring /* One per active queue */
301 ____cacheline_aligned_in_smp;
302
303 struct napi_struct napi;
304
bc7f75fa
AK		 305 unsigned int restart_queue;
306 u32 txd_cmd;
307
308 bool detect_tx_hung;
309 u8 tx_timeout_factor;
310
311 u32 tx_int_delay;
312 u32 tx_abs_int_delay;
313
314 unsigned int total_tx_bytes;
315 unsigned int total_tx_packets;
316 unsigned int total_rx_bytes;
317 unsigned int total_rx_packets;
318
ad68076e 319 /* Tx stats */
bc7f75fa
AK		 320 u64 tpt_old;
321 u64 colc_old;
7c25769f
BA		 322 u32 gotc;
323 u64 gotc_old;
bc7f75fa
AK		 324 u32 tx_timeout_count;
325 u32 tx_fifo_head;
326 u32 tx_head_addr;
327 u32 tx_fifo_size;
328 u32 tx_dma_failed;
329
330 /*
ad68076e 331 * Rx
bc7f75fa
AK		 332 */
333 bool (*clean_rx) (struct e1000_adapter *adapter,
334 int *work_done, int work_to_do)
335 ____cacheline_aligned_in_smp;
336 void (*alloc_rx_buf) (struct e1000_adapter *adapter,
c2fed996 337 int cleaned_count, gfp_t gfp);
bc7f75fa
AK		 338 struct e1000_ring *rx_ring;
339
340 u32 rx_int_delay;
341 u32 rx_abs_int_delay;
342
ad68076e 343 /* Rx stats */
bc7f75fa
AK		 344 u64 hw_csum_err;
345 u64 hw_csum_good;
346 u64 rx_hdr_split;
7c25769f
BA		 347 u32 gorc;
348 u64 gorc_old;
bc7f75fa
AK		 349 u32 alloc_rx_buff_failed;
350 u32 rx_dma_failed;
351
352 unsigned int rx_ps_pages;
353 u16 rx_ps_bsize0;
318a94d6
JK		 354 u32 max_frame_size;
355 u32 min_frame_size;
bc7f75fa
AK		 356
357 /* OS defined structs */
358 struct net_device *netdev;
359 struct pci_dev *pdev;
bc7f75fa
AK		 360
361 /* structs defined in e1000_hw.h */
362 struct e1000_hw hw;
363
67fd4fcb 364 spinlock_t stats64_lock;
bc7f75fa
AK		 365 struct e1000_hw_stats stats;
366 struct e1000_phy_info phy_info;
367 struct e1000_phy_stats phy_stats;
368
7c25769f
BA		 369 /* Snapshot of PHY registers */
370 struct e1000_phy_regs phy_regs;
371
bc7f75fa
AK		 372 struct e1000_ring test_tx_ring;
373 struct e1000_ring test_rx_ring;
374 u32 test_icr;
375
376 u32 msg_enable;
8e86acd7 377 unsigned int num_vectors;
4662e82b
BA		 378 struct msix_entry *msix_entries;
379 int int_mode;
380 u32 eiac_mask;
bc7f75fa
AK		 381
382 u32 eeprom_wol;
383 u32 wol;
384 u32 pba;
2adc55c9 385 u32 max_hw_frame_size;
bc7f75fa 386
318a94d6 387 bool fc_autoneg;
bc7f75fa 388
bc7f75fa 389 unsigned int flags;
eb7c3adb 390 unsigned int flags2;
a8f88ff5
JB		 391 struct work_struct downshift_task;
392 struct work_struct update_phy_task;
41cec6f1 393 struct work_struct print_hang_task;
23606cf5
RW		 394
395 bool idle_check;
ff10e13c 396 int phy_hang_count;
bc7f75fa
AK		 397};
398
399struct e1000_info {
400 enum e1000_mac_type mac;
401 unsigned int flags;
6f461f6c 402 unsigned int flags2;
bc7f75fa 403 u32 pba;
2adc55c9 404 u32 max_hw_frame_size;
69e3fd8c 405 s32 (*get_variants)(struct e1000_adapter *);
bc7f75fa
AK		 406 struct e1000_mac_operations *mac_ops;
407 struct e1000_phy_operations *phy_ops;
408 struct e1000_nvm_operations *nvm_ops;
409};
410
411/* hardware capability, feature, and workaround flags */
412#define FLAG_HAS_AMT (1 << 0)
413#define FLAG_HAS_FLASH (1 << 1)
414#define FLAG_HAS_HW_VLAN_FILTER (1 << 2)
415#define FLAG_HAS_WOL (1 << 3)
416#define FLAG_HAS_ERT (1 << 4)
417#define FLAG_HAS_CTRLEXT_ON_LOAD (1 << 5)
418#define FLAG_HAS_SWSM_ON_LOAD (1 << 6)
419#define FLAG_HAS_JUMBO_FRAMES (1 << 7)
4a770358 420#define FLAG_READ_ONLY_NVM (1 << 8)
97ac8cae 421#define FLAG_IS_ICH (1 << 9)
4662e82b 422#define FLAG_HAS_MSIX (1 << 10)
bc7f75fa
AK		 423#define FLAG_HAS_SMART_POWER_DOWN (1 << 11)
424#define FLAG_IS_QUAD_PORT_A (1 << 12)
425#define FLAG_IS_QUAD_PORT (1 << 13)
426#define FLAG_TIPG_MEDIUM_FOR_80003ESLAN (1 << 14)
427#define FLAG_APME_IN_WUC (1 << 15)
428#define FLAG_APME_IN_CTRL3 (1 << 16)
429#define FLAG_APME_CHECK_PORT_B (1 << 17)
430#define FLAG_DISABLE_FC_PAUSE_TIME (1 << 18)
431#define FLAG_NO_WAKE_UCAST (1 << 19)
432#define FLAG_MNG_PT_ENABLED (1 << 20)
433#define FLAG_RESET_OVERWRITES_LAA (1 << 21)
434#define FLAG_TARC_SPEED_MODE_BIT (1 << 22)
435#define FLAG_TARC_SET_BIT_ZERO (1 << 23)
436#define FLAG_RX_NEEDS_RESTART (1 << 24)
437#define FLAG_LSC_GIG_SPEED_DROP (1 << 25)
438#define FLAG_SMART_POWER_DOWN (1 << 26)
439#define FLAG_MSI_ENABLED (1 << 27)
440#define FLAG_RX_CSUM_ENABLED (1 << 28)
441#define FLAG_TSO_FORCE (1 << 29)
318a94d6 442#define FLAG_RX_RESTART_NOW (1 << 30)
f8d59f78 443#define FLAG_MSI_TEST_FAILED (1 << 31)
bc7f75fa 444
eb7c3adb
JK		 445/* CRC Stripping defines */
446#define FLAG2_CRC_STRIPPING (1 << 0)
a4f58f54 447#define FLAG2_HAS_PHY_WAKEUP (1 << 1)
b94b5028 448#define FLAG2_IS_DISCARDING (1 << 2)
6f461f6c 449#define FLAG2_DISABLE_ASPM_L1 (1 << 3)
8c7bbb92 450#define FLAG2_HAS_PHY_STATS (1 << 4)
e52997f9 451#define FLAG2_HAS_EEE (1 << 5)
3a3b7586 452#define FLAG2_DMA_BURST (1 << 6)
78cd29d5 453#define FLAG2_DISABLE_ASPM_L0S (1 << 7)
828bac87 454#define FLAG2_DISABLE_AIM (1 << 8)
ff10e13c 455#define FLAG2_CHECK_PHY_HANG (1 << 9)
eb7c3adb 456
bc7f75fa
AK		 457#define E1000_RX_DESC_PS(R, i) \
458 (&(((union e1000_rx_desc_packet_split *)((R).desc))[i]))
459#define E1000_GET_DESC(R, i, type) (&(((struct type *)((R).desc))[i]))
460#define E1000_RX_DESC(R, i) E1000_GET_DESC(R, i, e1000_rx_desc)
461#define E1000_TX_DESC(R, i) E1000_GET_DESC(R, i, e1000_tx_desc)
462#define E1000_CONTEXT_DESC(R, i) E1000_GET_DESC(R, i, e1000_context_desc)
463
464enum e1000_state_t {
465 __E1000_TESTING,
466 __E1000_RESETTING,
467 __E1000_DOWN
468};
469
470enum latency_range {
471 lowest_latency = 0,
472 low_latency = 1,
473 bulk_latency = 2,
474 latency_invalid = 255
475};
476
477extern char e1000e_driver_name[];
478extern const char e1000e_driver_version[];
479
480extern void e1000e_check_options(struct e1000_adapter *adapter);
481extern void e1000e_set_ethtool_ops(struct net_device *netdev);
482
483extern int e1000e_up(struct e1000_adapter *adapter);
484extern void e1000e_down(struct e1000_adapter *adapter);
485extern void e1000e_reinit_locked(struct e1000_adapter *adapter);
486extern void e1000e_reset(struct e1000_adapter *adapter);
487extern void e1000e_power_up_phy(struct e1000_adapter *adapter);
488extern int e1000e_setup_rx_resources(struct e1000_adapter *adapter);
489extern int e1000e_setup_tx_resources(struct e1000_adapter *adapter);
490extern void e1000e_free_rx_resources(struct e1000_adapter *adapter);
491extern void e1000e_free_tx_resources(struct e1000_adapter *adapter);
67fd4fcb
JK		 492extern struct rtnl_link_stats64 *e1000e_get_stats64(struct net_device *netdev,
493 struct rtnl_link_stats64
494 *stats);
4662e82b
BA		 495extern void e1000e_set_interrupt_capability(struct e1000_adapter *adapter);
496extern void e1000e_reset_interrupt_capability(struct e1000_adapter *adapter);
31dbe5b4
BA		 497extern void e1000e_get_hw_control(struct e1000_adapter *adapter);
498extern void e1000e_release_hw_control(struct e1000_adapter *adapter);
bc7f75fa
AK		 499
500extern unsigned int copybreak;
501
502extern char *e1000e_get_hw_dev_name(struct e1000_hw *hw);
503
504extern struct e1000_info e1000_82571_info;
505extern struct e1000_info e1000_82572_info;
506extern struct e1000_info e1000_82573_info;
4662e82b 507extern struct e1000_info e1000_82574_info;
8c81c9c3 508extern struct e1000_info e1000_82583_info;
bc7f75fa
AK		 509extern struct e1000_info e1000_ich8_info;
510extern struct e1000_info e1000_ich9_info;
f4187b56 511extern struct e1000_info e1000_ich10_info;
a4f58f54 512extern struct e1000_info e1000_pch_info;
d3738bb8 513extern struct e1000_info e1000_pch2_info;
bc7f75fa
AK		 514extern struct e1000_info e1000_es2_info;
515
073287c0
BA		 516extern s32 e1000_read_pba_string_generic(struct e1000_hw *hw, u8 *pba_num,
517 u32 pba_num_size);
bc7f75fa
AK		 518
519extern s32 e1000e_commit_phy(struct e1000_hw *hw);
520
521extern bool e1000e_enable_mng_pass_thru(struct e1000_hw *hw);
522
523extern bool e1000e_get_laa_state_82571(struct e1000_hw *hw);
524extern void e1000e_set_laa_state_82571(struct e1000_hw *hw, bool state);
525
4a770358 526extern void e1000e_write_protect_nvm_ich8lan(struct e1000_hw *hw);
bc7f75fa
AK		 527extern void e1000e_set_kmrn_lock_loss_workaround_ich8lan(struct e1000_hw *hw,
528 bool state);
529extern void e1000e_igp3_phy_powerdown_workaround_ich8lan(struct e1000_hw *hw);
530extern void e1000e_gig_downshift_workaround_ich8lan(struct e1000_hw *hw);
99730e4c
BA		 531extern void e1000_suspend_workarounds_ich8lan(struct e1000_hw *hw);
532extern void e1000_resume_workarounds_pchlan(struct e1000_hw *hw);
bb436b20 533extern s32 e1000_configure_k1_ich8lan(struct e1000_hw *hw, bool k1_enable);
d3738bb8
BA		 534extern s32 e1000_lv_jumbo_workaround_ich8lan(struct e1000_hw *hw, bool enable);
535extern void e1000_copy_rx_addrs_to_phy_ich8lan(struct e1000_hw *hw);
bc7f75fa
AK		 536
537extern s32 e1000e_check_for_copper_link(struct e1000_hw *hw);
538extern s32 e1000e_check_for_fiber_link(struct e1000_hw *hw);
539extern s32 e1000e_check_for_serdes_link(struct e1000_hw *hw);
a4f58f54 540extern s32 e1000e_setup_led_generic(struct e1000_hw *hw);
bc7f75fa
AK		 541extern s32 e1000e_cleanup_led_generic(struct e1000_hw *hw);
542extern s32 e1000e_led_on_generic(struct e1000_hw *hw);
543extern s32 e1000e_led_off_generic(struct e1000_hw *hw);
544extern s32 e1000e_get_bus_info_pcie(struct e1000_hw *hw);
f4d2dd4c
BA		 545extern void e1000_set_lan_id_multi_port_pcie(struct e1000_hw *hw);
546extern void e1000_set_lan_id_single_port(struct e1000_hw *hw);
bc7f75fa
AK		 547extern s32 e1000e_get_speed_and_duplex_copper(struct e1000_hw *hw, u16 *speed, u16 *duplex);
548extern s32 e1000e_get_speed_and_duplex_fiber_serdes(struct e1000_hw *hw, u16 *speed, u16 *duplex);
549extern s32 e1000e_disable_pcie_master(struct e1000_hw *hw);
550extern s32 e1000e_get_auto_rd_done(struct e1000_hw *hw);
551extern s32 e1000e_id_led_init(struct e1000_hw *hw);
552extern void e1000e_clear_hw_cntrs_base(struct e1000_hw *hw);
553extern s32 e1000e_setup_fiber_serdes_link(struct e1000_hw *hw);
554extern s32 e1000e_copper_link_setup_m88(struct e1000_hw *hw);
555extern s32 e1000e_copper_link_setup_igp(struct e1000_hw *hw);
556extern s32 e1000e_setup_link(struct e1000_hw *hw);
caaddaf8 557extern void e1000_clear_vfta_generic(struct e1000_hw *hw);
bc7f75fa 558extern void e1000e_init_rx_addrs(struct e1000_hw *hw, u16 rar_count);
e2de3eb6
JK		 559extern void e1000e_update_mc_addr_list_generic(struct e1000_hw *hw,
560 u8 *mc_addr_list,
ab8932f3 561 u32 mc_addr_count);
bc7f75fa
AK		 562extern void e1000e_rar_set(struct e1000_hw *hw, u8 *addr, u32 index);
563extern s32 e1000e_set_fc_watermarks(struct e1000_hw *hw);
564extern void e1000e_set_pcie_no_snoop(struct e1000_hw *hw, u32 no_snoop);
565extern s32 e1000e_get_hw_semaphore(struct e1000_hw *hw);
566extern s32 e1000e_valid_led_default(struct e1000_hw *hw, u16 *data);
567extern void e1000e_config_collision_dist(struct e1000_hw *hw);
568extern s32 e1000e_config_fc_after_link_up(struct e1000_hw *hw);
569extern s32 e1000e_force_mac_fc(struct e1000_hw *hw);
dbf80dcb 570extern s32 e1000e_blink_led_generic(struct e1000_hw *hw);
caaddaf8 571extern void e1000_write_vfta_generic(struct e1000_hw *hw, u32 offset, u32 value);
608f8a0d 572extern s32 e1000_check_alt_mac_addr_generic(struct e1000_hw *hw);
bc7f75fa
AK		 573extern void e1000e_reset_adaptive(struct e1000_hw *hw);
574extern void e1000e_update_adaptive(struct e1000_hw *hw);
575
576extern s32 e1000e_setup_copper_link(struct e1000_hw *hw);
577extern s32 e1000e_get_phy_id(struct e1000_hw *hw);
578extern void e1000e_put_hw_semaphore(struct e1000_hw *hw);
579extern s32 e1000e_check_reset_block_generic(struct e1000_hw *hw);
580extern s32 e1000e_phy_force_speed_duplex_igp(struct e1000_hw *hw);
581extern s32 e1000e_get_cable_length_igp_2(struct e1000_hw *hw);
582extern s32 e1000e_get_phy_info_igp(struct e1000_hw *hw);
2b6b168d 583extern s32 e1000_set_page_igp(struct e1000_hw *hw, u16 page);
bc7f75fa 584extern s32 e1000e_read_phy_reg_igp(struct e1000_hw *hw, u32 offset, u16 *data);
5ccdcecb
BA		 585extern s32 e1000e_read_phy_reg_igp_locked(struct e1000_hw *hw, u32 offset,
586 u16 *data);
bc7f75fa
AK		 587extern s32 e1000e_phy_hw_reset_generic(struct e1000_hw *hw);
588extern s32 e1000e_set_d3_lplu_state(struct e1000_hw *hw, bool active);
589extern s32 e1000e_write_phy_reg_igp(struct e1000_hw *hw, u32 offset, u16 data);
5ccdcecb
BA		 590extern s32 e1000e_write_phy_reg_igp_locked(struct e1000_hw *hw, u32 offset,
591 u16 data);
bc7f75fa
AK		 592extern s32 e1000e_phy_sw_reset(struct e1000_hw *hw);
593extern s32 e1000e_phy_force_speed_duplex_m88(struct e1000_hw *hw);
594extern s32 e1000e_get_cfg_done(struct e1000_hw *hw);
595extern s32 e1000e_get_cable_length_m88(struct e1000_hw *hw);
596extern s32 e1000e_get_phy_info_m88(struct e1000_hw *hw);
597extern s32 e1000e_read_phy_reg_m88(struct e1000_hw *hw, u32 offset, u16 *data);
598extern s32 e1000e_write_phy_reg_m88(struct e1000_hw *hw, u32 offset, u16 data);
f4187b56 599extern s32 e1000e_phy_init_script_igp3(struct e1000_hw *hw);
bc7f75fa 600extern enum e1000_phy_type e1000e_get_phy_type_from_id(u32 phy_id);
97ac8cae
BA		 601extern s32 e1000e_determine_phy_address(struct e1000_hw *hw);
602extern s32 e1000e_write_phy_reg_bm(struct e1000_hw *hw, u32 offset, u16 data);
603extern s32 e1000e_read_phy_reg_bm(struct e1000_hw *hw, u32 offset, u16 *data);
2b6b168d
BA		 604extern s32 e1000_enable_phy_wakeup_reg_access_bm(struct e1000_hw *hw,
605 u16 *phy_reg);
606extern s32 e1000_disable_phy_wakeup_reg_access_bm(struct e1000_hw *hw,
607 u16 *phy_reg);
4662e82b
BA		 608extern s32 e1000e_read_phy_reg_bm2(struct e1000_hw *hw, u32 offset, u16 *data);
609extern s32 e1000e_write_phy_reg_bm2(struct e1000_hw *hw, u32 offset, u16 data);
bc7f75fa
AK		 610extern void e1000e_phy_force_speed_duplex_setup(struct e1000_hw *hw, u16 *phy_ctrl);
611extern s32 e1000e_write_kmrn_reg(struct e1000_hw *hw, u32 offset, u16 data);
5ccdcecb
BA		 612extern s32 e1000e_write_kmrn_reg_locked(struct e1000_hw *hw, u32 offset,
613 u16 data);
bc7f75fa 614extern s32 e1000e_read_kmrn_reg(struct e1000_hw *hw, u32 offset, u16 *data);
5ccdcecb
BA		 615extern s32 e1000e_read_kmrn_reg_locked(struct e1000_hw *hw, u32 offset,
616 u16 *data);
bc7f75fa
AK		 617extern s32 e1000e_phy_has_link_generic(struct e1000_hw *hw, u32 iterations,
618 u32 usec_interval, bool *success);
619extern s32 e1000e_phy_reset_dsp(struct e1000_hw *hw);
17f208de
BA		 620extern void e1000_power_up_phy_copper(struct e1000_hw *hw);
621extern void e1000_power_down_phy_copper(struct e1000_hw *hw);
2d9498f3
DG		 622extern s32 e1000e_read_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 *data);
623extern s32 e1000e_write_phy_reg_mdic(struct e1000_hw *hw, u32 offset, u16 data);
bc7f75fa 624extern s32 e1000e_check_downshift(struct e1000_hw *hw);
a4f58f54 625extern s32 e1000_read_phy_reg_hv(struct e1000_hw *hw, u32 offset, u16 *data);
5ccdcecb
BA		 626extern s32 e1000_read_phy_reg_hv_locked(struct e1000_hw *hw, u32 offset,
627 u16 *data);
2b6b168d
BA		 628extern s32 e1000_read_phy_reg_page_hv(struct e1000_hw *hw, u32 offset,
629 u16 *data);
a4f58f54 630extern s32 e1000_write_phy_reg_hv(struct e1000_hw *hw, u32 offset, u16 data);
5ccdcecb
BA		 631extern s32 e1000_write_phy_reg_hv_locked(struct e1000_hw *hw, u32 offset,
632 u16 data);
2b6b168d
BA		 633extern s32 e1000_write_phy_reg_page_hv(struct e1000_hw *hw, u32 offset,
634 u16 data);
a4f58f54
BA		 635extern s32 e1000_link_stall_workaround_hv(struct e1000_hw *hw);
636extern s32 e1000_copper_link_setup_82577(struct e1000_hw *hw);
637extern s32 e1000_check_polarity_82577(struct e1000_hw *hw);
638extern s32 e1000_get_phy_info_82577(struct e1000_hw *hw);
639extern s32 e1000_phy_force_speed_duplex_82577(struct e1000_hw *hw);
640extern s32 e1000_get_cable_length_82577(struct e1000_hw *hw);
bc7f75fa 641
0be84010
BA		 642extern s32 e1000_check_polarity_m88(struct e1000_hw *hw);
643extern s32 e1000_get_phy_info_ife(struct e1000_hw *hw);
644extern s32 e1000_check_polarity_ife(struct e1000_hw *hw);
645extern s32 e1000_phy_force_speed_duplex_ife(struct e1000_hw *hw);
646extern s32 e1000_check_polarity_igp(struct e1000_hw *hw);
ff10e13c 647extern bool e1000_check_phy_82574(struct e1000_hw *hw);
0be84010 648
bc7f75fa
AK		 649static inline s32 e1000_phy_hw_reset(struct e1000_hw *hw)
650{
94d8186a 651 return hw->phy.ops.reset(hw);
bc7f75fa
AK		 652}
653
654static inline s32 e1000_check_reset_block(struct e1000_hw *hw)
655{
656 return hw->phy.ops.check_reset_block(hw);
657}
658
659static inline s32 e1e_rphy(struct e1000_hw *hw, u32 offset, u16 *data)
660{
94d8186a 661 return hw->phy.ops.read_reg(hw, offset, data);
bc7f75fa
AK		 662}
663
664static inline s32 e1e_wphy(struct e1000_hw *hw, u32 offset, u16 data)
665{
94d8186a 666 return hw->phy.ops.write_reg(hw, offset, data);
bc7f75fa
AK		 667}
668
669static inline s32 e1000_get_cable_length(struct e1000_hw *hw)
670{
671 return hw->phy.ops.get_cable_length(hw);
672}
673
674extern s32 e1000e_acquire_nvm(struct e1000_hw *hw);
675extern s32 e1000e_write_nvm_spi(struct e1000_hw *hw, u16 offset, u16 words, u16 *data);
676extern s32 e1000e_update_nvm_checksum_generic(struct e1000_hw *hw);
677extern s32 e1000e_poll_eerd_eewr_done(struct e1000_hw *hw, int ee_reg);
bc7f75fa
AK		 678extern s32 e1000e_read_nvm_eerd(struct e1000_hw *hw, u16 offset, u16 words, u16 *data);
679extern s32 e1000e_validate_nvm_checksum_generic(struct e1000_hw *hw);
680extern void e1000e_release_nvm(struct e1000_hw *hw);
681extern void e1000e_reload_nvm(struct e1000_hw *hw);
608f8a0d
BA		 682extern s32 e1000_read_mac_addr_generic(struct e1000_hw *hw);
683
684static inline s32 e1000e_read_mac_addr(struct e1000_hw *hw)
685{
686 if (hw->mac.ops.read_mac_addr)
687 return hw->mac.ops.read_mac_addr(hw);
688
689 return e1000_read_mac_addr_generic(hw);
690}
bc7f75fa
AK		 691
692static inline s32 e1000_validate_nvm_checksum(struct e1000_hw *hw)
693{
94d8186a 694 return hw->nvm.ops.validate(hw);
bc7f75fa
AK		 695}
696
697static inline s32 e1000e_update_nvm_checksum(struct e1000_hw *hw)
698{
94d8186a 699 return hw->nvm.ops.update(hw);
bc7f75fa
AK		 700}
701
702static inline s32 e1000_read_nvm(struct e1000_hw *hw, u16 offset, u16 words, u16 *data)
703{
94d8186a 704 return hw->nvm.ops.read(hw, offset, words, data);
bc7f75fa
AK		 705}
706
707static inline s32 e1000_write_nvm(struct e1000_hw *hw, u16 offset, u16 words, u16 *data)
708{
94d8186a 709 return hw->nvm.ops.write(hw, offset, words, data);
bc7f75fa
AK		 710}
711
712static inline s32 e1000_get_phy_info(struct e1000_hw *hw)
713{
94d8186a 714 return hw->phy.ops.get_info(hw);
bc7f75fa
AK		 715}
716
4662e82b
BA		 717static inline s32 e1000e_check_mng_mode(struct e1000_hw *hw)
718{
719 return hw->mac.ops.check_mng_mode(hw);
720}
721
722extern bool e1000e_check_mng_mode_generic(struct e1000_hw *hw);
bc7f75fa
AK		 723extern bool e1000e_enable_tx_pkt_filtering(struct e1000_hw *hw);
724extern s32 e1000e_mng_write_dhcp_info(struct e1000_hw *hw, u8 *buffer, u16 length);
725
726static inline u32 __er32(struct e1000_hw *hw, unsigned long reg)
727{
728 return readl(hw->hw_addr + reg);
729}
730
731static inline void __ew32(struct e1000_hw *hw, unsigned long reg, u32 val)
732{
733 writel(val, hw->hw_addr + reg);
734}
735
736#endif /* _E1000_H_ */
Linux 6.x block layer and io_uring tree(s)