Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/sparc
[linux-2.6-block.git] / drivers / net / ethernet / chelsio / cxgb4 / cxgb4_uld.h
CommitLineData
625ba2c2
DM
1/*
2 * This file is part of the Chelsio T4 Ethernet driver for Linux.
3 *
ce100b8b 4 * Copyright (c) 2003-2014 Chelsio Communications, Inc. All rights reserved.
625ba2c2
DM
5 *
6 * This software is available to you under a choice of one of two
7 * licenses. You may choose to be licensed under the terms of the GNU
8 * General Public License (GPL) Version 2, available from the file
9 * COPYING in the main directory of this source tree, or the
10 * OpenIB.org BSD license below:
11 *
12 * Redistribution and use in source and binary forms, with or
13 * without modification, are permitted provided that the following
14 * conditions are met:
15 *
16 * - Redistributions of source code must retain the above
17 * copyright notice, this list of conditions and the following
18 * disclaimer.
19 *
20 * - Redistributions in binary form must reproduce the above
21 * copyright notice, this list of conditions and the following
22 * disclaimer in the documentation and/or other materials
23 * provided with the distribution.
24 *
25 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
26 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
27 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
28 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
29 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
30 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
31 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
32 * SOFTWARE.
33 */
34
35#ifndef __CXGB4_OFLD_H
36#define __CXGB4_OFLD_H
37
38#include <linux/cache.h>
39#include <linux/spinlock.h>
40#include <linux/skbuff.h>
793dad94 41#include <linux/inetdevice.h>
60063497 42#include <linux/atomic.h>
27999805 43#include "cxgb4.h"
625ba2c2
DM
44
45/* CPL message priority levels */
46enum {
47 CPL_PRIORITY_DATA = 0, /* data messages */
48 CPL_PRIORITY_SETUP = 1, /* connection setup messages */
49 CPL_PRIORITY_TEARDOWN = 0, /* connection teardown messages */
50 CPL_PRIORITY_LISTEN = 1, /* listen start/stop messages */
51 CPL_PRIORITY_ACK = 1, /* RX ACK messages */
52 CPL_PRIORITY_CONTROL = 1 /* control messages */
53};
54
55#define INIT_TP_WR(w, tid) do { \
e2ac9628
HS
56 (w)->wr.wr_hi = htonl(FW_WR_OP_V(FW_TP_WR) | \
57 FW_WR_IMMDLEN_V(sizeof(*w) - sizeof(w->wr))); \
58 (w)->wr.wr_mid = htonl(FW_WR_LEN16_V(DIV_ROUND_UP(sizeof(*w), 16)) | \
59 FW_WR_FLOWID_V(tid)); \
625ba2c2
DM
60 (w)->wr.wr_lo = cpu_to_be64(0); \
61} while (0)
62
63#define INIT_TP_WR_CPL(w, cpl, tid) do { \
64 INIT_TP_WR(w, tid); \
65 OPCODE_TID(w) = htonl(MK_OPCODE_TID(cpl, tid)); \
66} while (0)
67
68#define INIT_ULPTX_WR(w, wrlen, atomic, tid) do { \
e2ac9628
HS
69 (w)->wr.wr_hi = htonl(FW_WR_OP_V(FW_ULPTX_WR) | \
70 FW_WR_ATOMIC_V(atomic)); \
71 (w)->wr.wr_mid = htonl(FW_WR_LEN16_V(DIV_ROUND_UP(wrlen, 16)) | \
72 FW_WR_FLOWID_V(tid)); \
625ba2c2
DM
73 (w)->wr.wr_lo = cpu_to_be64(0); \
74} while (0)
75
76/* Special asynchronous notification message */
77#define CXGB4_MSG_AN ((void *)1)
78
79struct serv_entry {
80 void *data;
81};
82
83union aopen_entry {
84 void *data;
85 union aopen_entry *next;
86};
87
88/*
89 * Holds the size, base address, free list start, etc of the TID, server TID,
90 * and active-open TID tables. The tables themselves are allocated dynamically.
91 */
92struct tid_info {
93 void **tid_tab;
94 unsigned int ntids;
95
96 struct serv_entry *stid_tab;
97 unsigned long *stid_bmap;
98 unsigned int nstids;
99 unsigned int stid_base;
9a1bb9f6 100 unsigned int hash_base;
625ba2c2
DM
101
102 union aopen_entry *atid_tab;
103 unsigned int natids;
f2b7e78d 104 unsigned int atid_base;
625ba2c2 105
f2b7e78d 106 struct filter_entry *ftid_tab;
625ba2c2
DM
107 unsigned int nftids;
108 unsigned int ftid_base;
636f9d37
VP
109 unsigned int aftid_base;
110 unsigned int aftid_end;
9a4da2cd
VP
111 /* Server filter region */
112 unsigned int sftid_base;
113 unsigned int nsftids;
625ba2c2
DM
114
115 spinlock_t atid_lock ____cacheline_aligned_in_smp;
116 union aopen_entry *afree;
117 unsigned int atids_in_use;
118
119 spinlock_t stid_lock;
120 unsigned int stids_in_use;
2248b293 121 unsigned int sftids_in_use;
625ba2c2 122
9a1bb9f6 123 /* TIDs in the TCAM */
625ba2c2 124 atomic_t tids_in_use;
9a1bb9f6
HS
125 /* TIDs in the HASH */
126 atomic_t hash_tids_in_use;
625ba2c2
DM
127};
128
129static inline void *lookup_tid(const struct tid_info *t, unsigned int tid)
130{
131 return tid < t->ntids ? t->tid_tab[tid] : NULL;
132}
133
134static inline void *lookup_atid(const struct tid_info *t, unsigned int atid)
135{
136 return atid < t->natids ? t->atid_tab[atid].data : NULL;
137}
138
139static inline void *lookup_stid(const struct tid_info *t, unsigned int stid)
140{
470c60c4
KS
141 /* Is it a server filter TID? */
142 if (t->nsftids && (stid >= t->sftid_base)) {
143 stid -= t->sftid_base;
144 stid += t->nstids;
145 } else {
146 stid -= t->stid_base;
147 }
148
dca4faeb 149 return stid < (t->nstids + t->nsftids) ? t->stid_tab[stid].data : NULL;
625ba2c2
DM
150}
151
152static inline void cxgb4_insert_tid(struct tid_info *t, void *data,
153 unsigned int tid)
154{
155 t->tid_tab[tid] = data;
9a1bb9f6
HS
156 if (t->hash_base && (tid >= t->hash_base))
157 atomic_inc(&t->hash_tids_in_use);
158 else
159 atomic_inc(&t->tids_in_use);
625ba2c2
DM
160}
161
162int cxgb4_alloc_atid(struct tid_info *t, void *data);
163int cxgb4_alloc_stid(struct tid_info *t, int family, void *data);
dca4faeb 164int cxgb4_alloc_sftid(struct tid_info *t, int family, void *data);
625ba2c2
DM
165void cxgb4_free_atid(struct tid_info *t, unsigned int atid);
166void cxgb4_free_stid(struct tid_info *t, unsigned int stid, int family);
167void cxgb4_remove_tid(struct tid_info *t, unsigned int qid, unsigned int tid);
625ba2c2
DM
168
169struct in6_addr;
170
171int cxgb4_create_server(const struct net_device *dev, unsigned int stid,
793dad94
VP
172 __be32 sip, __be16 sport, __be16 vlan,
173 unsigned int queue);
80f40c1f
VP
174int cxgb4_create_server6(const struct net_device *dev, unsigned int stid,
175 const struct in6_addr *sip, __be16 sport,
176 unsigned int queue);
177int cxgb4_remove_server(const struct net_device *dev, unsigned int stid,
178 unsigned int queue, bool ipv6);
dca4faeb 179int cxgb4_create_server_filter(const struct net_device *dev, unsigned int stid,
793dad94
VP
180 __be32 sip, __be16 sport, __be16 vlan,
181 unsigned int queue,
182 unsigned char port, unsigned char mask);
dca4faeb
VP
183int cxgb4_remove_server_filter(const struct net_device *dev, unsigned int stid,
184 unsigned int queue, bool ipv6);
a3e3b285 185
625ba2c2
DM
186static inline void set_wr_txq(struct sk_buff *skb, int prio, int queue)
187{
188 skb_set_queue_mapping(skb, (queue << 1) | prio);
189}
190
191enum cxgb4_uld {
192 CXGB4_ULD_RDMA,
193 CXGB4_ULD_ISCSI,
2fddfb81 194 CXGB4_ULD_ISCSIT,
625ba2c2
DM
195 CXGB4_ULD_MAX
196};
197
198enum cxgb4_state {
199 CXGB4_STATE_UP,
200 CXGB4_STATE_START_RECOVERY,
201 CXGB4_STATE_DOWN,
202 CXGB4_STATE_DETACH
203};
204
881806bc
VP
205enum cxgb4_control {
206 CXGB4_CONTROL_DB_FULL,
207 CXGB4_CONTROL_DB_EMPTY,
208 CXGB4_CONTROL_DB_DROP,
209};
210
625ba2c2
DM
211struct pci_dev;
212struct l2t_data;
213struct net_device;
214struct pkt_gl;
215struct tp_tcp_stats;
2337ba42 216struct t4_lro_mgr;
625ba2c2
DM
217
218struct cxgb4_range {
219 unsigned int start;
220 unsigned int size;
221};
222
223struct cxgb4_virt_res { /* virtualized HW resources */
224 struct cxgb4_range ddp;
225 struct cxgb4_range iscsi;
226 struct cxgb4_range stag;
227 struct cxgb4_range rq;
228 struct cxgb4_range pbl;
a0881cab
DM
229 struct cxgb4_range qp;
230 struct cxgb4_range cq;
1ae970e0 231 struct cxgb4_range ocq;
625ba2c2
DM
232};
233
1ae970e0
DM
234#define OCQ_WIN_OFFSET(pdev, vres) \
235 (pci_resource_len((pdev), 2) - roundup_pow_of_two((vres)->ocq.size))
236
625ba2c2
DM
237/*
238 * Block of information the LLD provides to ULDs attaching to a device.
239 */
240struct cxgb4_lld_info {
241 struct pci_dev *pdev; /* associated PCI device */
242 struct l2t_data *l2t; /* L2 table */
243 struct tid_info *tids; /* TID table */
244 struct net_device **ports; /* device ports */
245 const struct cxgb4_virt_res *vr; /* assorted HW resources */
246 const unsigned short *mtus; /* MTU table */
247 const unsigned short *rxq_ids; /* the ULD's Rx queue ids */
cf38be6d 248 const unsigned short *ciq_ids; /* the ULD's concentrator IQ ids */
625ba2c2
DM
249 unsigned short nrxq; /* # of Rx queues */
250 unsigned short ntxq; /* # of Tx queues */
cf38be6d 251 unsigned short nciq; /* # of concentrator IQ */
625ba2c2
DM
252 unsigned char nchan:4; /* # of channels */
253 unsigned char nports:4; /* # of ports */
254 unsigned char wr_cred; /* WR 16-byte credits */
255 unsigned char adapter_type; /* type of adapter */
256 unsigned char fw_api_ver; /* FW API version */
257 unsigned int fw_vers; /* FW version */
258 unsigned int iscsi_iolen; /* iSCSI max I/O length */
7730b4c7 259 unsigned int cclk_ps; /* Core clock period in psec */
625ba2c2
DM
260 unsigned short udb_density; /* # of user DB/page */
261 unsigned short ucq_density; /* # of user CQs/page */
dca4faeb
VP
262 unsigned short filt_mode; /* filter optional components */
263 unsigned short tx_modq[NCHAN]; /* maps each tx channel to a */
264 /* scheduler queue */
625ba2c2
DM
265 void __iomem *gts_reg; /* address of GTS register */
266 void __iomem *db_reg; /* address of kernel doorbell */
3069ee9b 267 int dbfifo_int_thresh; /* doorbell fifo int threshold */
04e10e21
HS
268 unsigned int sge_ingpadboundary; /* SGE ingress padding boundary */
269 unsigned int sge_egrstatuspagesize; /* SGE egress status page size */
dca4faeb
VP
270 unsigned int sge_pktshift; /* Padding between CPL and */
271 /* packet data */
35b1de55 272 unsigned int pf; /* Physical Function we're using */
dca4faeb
VP
273 bool enable_fw_ofld_conn; /* Enable connection through fw */
274 /* WR */
4c2c5763
HS
275 unsigned int max_ordird_qp; /* Max ORD/IRD depth per RDMA QP */
276 unsigned int max_ird_adapter; /* Max IRD memory per adapter */
1ac0f095 277 bool ulptx_memwrite_dsgl; /* use of T5 DSGL allowed */
7714cb9e
VP
278 unsigned int iscsi_tagmask; /* iscsi ddp tag mask */
279 unsigned int iscsi_pgsz_order; /* iscsi ddp page size orders */
280 unsigned int iscsi_llimit; /* chip's iscsi region llimit */
281 void **iscsi_ppm; /* iscsi page pod manager */
982b81eb 282 int nodeid; /* device numa node id */
625ba2c2
DM
283};
284
285struct cxgb4_uld_info {
286 const char *name;
287 void *(*add)(const struct cxgb4_lld_info *p);
288 int (*rx_handler)(void *handle, const __be64 *rsp,
289 const struct pkt_gl *gl);
290 int (*state_change)(void *handle, enum cxgb4_state new_state);
3069ee9b 291 int (*control)(void *handle, enum cxgb4_control control, ...);
2337ba42
VP
292 int (*lro_rx_handler)(void *handle, const __be64 *rsp,
293 const struct pkt_gl *gl,
294 struct t4_lro_mgr *lro_mgr,
295 struct napi_struct *napi);
296 void (*lro_flush)(struct t4_lro_mgr *);
625ba2c2
DM
297};
298
299int cxgb4_register_uld(enum cxgb4_uld type, const struct cxgb4_uld_info *p);
300int cxgb4_unregister_uld(enum cxgb4_uld type);
301int cxgb4_ofld_send(struct net_device *dev, struct sk_buff *skb);
881806bc 302unsigned int cxgb4_dbfifo_count(const struct net_device *dev, int lpfifo);
625ba2c2
DM
303unsigned int cxgb4_port_chan(const struct net_device *dev);
304unsigned int cxgb4_port_viid(const struct net_device *dev);
27999805 305unsigned int cxgb4_tp_smt_idx(enum chip_type chip, unsigned int viid);
625ba2c2 306unsigned int cxgb4_port_idx(const struct net_device *dev);
625ba2c2
DM
307unsigned int cxgb4_best_mtu(const unsigned short *mtus, unsigned short mtu,
308 unsigned int *idx);
92e7ae71
HS
309unsigned int cxgb4_best_aligned_mtu(const unsigned short *mtus,
310 unsigned short header_size,
311 unsigned short data_size_max,
312 unsigned short data_size_align,
313 unsigned int *mtu_idxp);
625ba2c2
DM
314void cxgb4_get_tcp_stats(struct pci_dev *pdev, struct tp_tcp_stats *v4,
315 struct tp_tcp_stats *v6);
316void cxgb4_iscsi_init(struct net_device *dev, unsigned int tag_mask,
317 const unsigned int *pgsz_order);
318struct sk_buff *cxgb4_pktgl_to_skb(const struct pkt_gl *gl,
319 unsigned int skb_len, unsigned int pull_len);
3069ee9b
VP
320int cxgb4_sync_txq_pidx(struct net_device *dev, u16 qid, u16 pidx, u16 size);
321int cxgb4_flush_eq_cache(struct net_device *dev);
031cf476 322int cxgb4_read_tpte(struct net_device *dev, u32 stag, __be32 *tpte);
7730b4c7 323u64 cxgb4_read_sge_timestamp(struct net_device *dev);
3cbdb928 324
df64e4d3
HS
325enum cxgb4_bar2_qtype { CXGB4_BAR2_QTYPE_EGRESS, CXGB4_BAR2_QTYPE_INGRESS };
326int cxgb4_bar2_sge_qregs(struct net_device *dev,
327 unsigned int qid,
328 enum cxgb4_bar2_qtype qtype,
66cf188e 329 int user,
df64e4d3
HS
330 u64 *pbar2_qoffset,
331 unsigned int *pbar2_qid);
332
625ba2c2 333#endif /* !__CXGB4_OFLD_H */