projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ptp: bnx2x: convert to the 64 bit get/set time methods.
[linux-2.6-block.git] / drivers / net / ethernet / broadcom / tg3.c
CommitLineData
1da177e4
LT		 1/*
2 * tg3.c: Broadcom Tigon3 ethernet driver.
3 *
4 * Copyright (C) 2001, 2002, 2003, 2004 David S. Miller (davem@redhat.com)
5 * Copyright (C) 2001, 2002, 2003 Jeff Garzik (jgarzik@pobox.com)
6 * Copyright (C) 2004 Sun Microsystems Inc.
de750e4c 7 * Copyright (C) 2005-2014 Broadcom Corporation.
1da177e4
LT		 8 *
9 * Firmware is:
49cabf49
MC		 10 * Derived from proprietary unpublished source code,
11 * Copyright (C) 2000-2003 Broadcom Corporation.
12 *
13 * Permission is hereby granted for the distribution of this firmware
14 * data in hexadecimal or equivalent format, provided this copyright
15 * notice is accompanying it.
1da177e4
LT		 16 */
17
1da177e4
LT		 18
19#include <linux/module.h>
20#include <linux/moduleparam.h>
6867c843 21#include <linux/stringify.h>
1da177e4
LT		 22#include <linux/kernel.h>
23#include <linux/types.h>
24#include <linux/compiler.h>
25#include <linux/slab.h>
26#include <linux/delay.h>
14c85021 27#include <linux/in.h>
a6b7a407 28#include <linux/interrupt.h>
1da177e4
LT		 29#include <linux/ioport.h>
30#include <linux/pci.h>
31#include <linux/netdevice.h>
32#include <linux/etherdevice.h>
33#include <linux/skbuff.h>
34#include <linux/ethtool.h>
3110f5f5 35#include <linux/mdio.h>
1da177e4 36#include <linux/mii.h>
158d7abd 37#include <linux/phy.h>
a9daf367 38#include <linux/brcmphy.h>
e565eec3 39#include <linux/if.h>
1da177e4
LT		 40#include <linux/if_vlan.h>
41#include <linux/ip.h>
42#include <linux/tcp.h>
43#include <linux/workqueue.h>
61487480 44#include <linux/prefetch.h>
f9a5f7d3 45#include <linux/dma-mapping.h>
077f849d 46#include <linux/firmware.h>
7e6c63f0 47#include <linux/ssb/ssb_driver_gige.h>
aed93e0b
MC		 48#include <linux/hwmon.h>
49#include <linux/hwmon-sysfs.h>
1da177e4
LT		 50
51#include <net/checksum.h>
c9bdd4b5 52#include <net/ip.h>
1da177e4 53
27fd9de8 54#include <linux/io.h>
1da177e4 55#include <asm/byteorder.h>
27fd9de8 56#include <linux/uaccess.h>
1da177e4 57
be947307
MC		 58#include <uapi/linux/net_tstamp.h>
59#include <linux/ptp_clock_kernel.h>
60
49b6e95f 61#ifdef CONFIG_SPARC
1da177e4 62#include <asm/idprom.h>
49b6e95f 63#include <asm/prom.h>
1da177e4
LT		 64#endif
65
63532394
MC		 66#define BAR_0 0
67#define BAR_2 2
68
1da177e4
LT		 69#include "tg3.h"
70
63c3a66f
JP		 71/* Functions & macros to verify TG3_FLAGS types */
72
73static inline int _tg3_flag(enum TG3_FLAGS flag, unsigned long *bits)
74{
75 return test_bit(flag, bits);
76}
77
78static inline void _tg3_flag_set(enum TG3_FLAGS flag, unsigned long *bits)
79{
80 set_bit(flag, bits);
81}
82
83static inline void _tg3_flag_clear(enum TG3_FLAGS flag, unsigned long *bits)
84{
85 clear_bit(flag, bits);
86}
87
88#define tg3_flag(tp, flag) \
89 _tg3_flag(TG3_FLAG_##flag, (tp)->tg3_flags)
90#define tg3_flag_set(tp, flag) \
91 _tg3_flag_set(TG3_FLAG_##flag, (tp)->tg3_flags)
92#define tg3_flag_clear(tp, flag) \
93 _tg3_flag_clear(TG3_FLAG_##flag, (tp)->tg3_flags)
94
1da177e4 95#define DRV_MODULE_NAME "tg3"
6867c843 96#define TG3_MAJ_NUM 3
de750e4c 97#define TG3_MIN_NUM 137
6867c843
MC		 98#define DRV_MODULE_VERSION \
99 __stringify(TG3_MAJ_NUM) "." __stringify(TG3_MIN_NUM)
de750e4c 100#define DRV_MODULE_RELDATE "May 11, 2014"
1da177e4 101
fd6d3f0e
MC		 102#define RESET_KIND_SHUTDOWN 0
103#define RESET_KIND_INIT 1
104#define RESET_KIND_SUSPEND 2
105
1da177e4
LT		 106#define TG3_DEF_RX_MODE 0
107#define TG3_DEF_TX_MODE 0
108#define TG3_DEF_MSG_ENABLE \
109 (NETIF_MSG_DRV | \
110 NETIF_MSG_PROBE | \
111 NETIF_MSG_LINK | \
112 NETIF_MSG_TIMER | \
113 NETIF_MSG_IFDOWN | \
114 NETIF_MSG_IFUP | \
115 NETIF_MSG_RX_ERR | \
116 NETIF_MSG_TX_ERR)
117
520b2756
MC		 118#define TG3_GRC_LCLCTL_PWRSW_DELAY 100
119
1da177e4
LT		 120/* length of time before we decide the hardware is borked,
121 * and dev->tx_timeout() should be called to fix the problem
122 */
63c3a66f 123
1da177e4
LT		 124#define TG3_TX_TIMEOUT (5 * HZ)
125
126/* hardware minimum and maximum for a single frame's data payload */
127#define TG3_MIN_MTU 60
128#define TG3_MAX_MTU(tp) \
63c3a66f 129 (tg3_flag(tp, JUMBO_CAPABLE) ? 9000 : 1500)
1da177e4
LT		 130
131/* These numbers seem to be hard coded in the NIC firmware somehow.
132 * You can't change the ring sizes, but you can change where you place
133 * them in the NIC onboard memory.
134 */
7cb32cf2 135#define TG3_RX_STD_RING_SIZE(tp) \
63c3a66f 136 (tg3_flag(tp, LRG_PROD_RING_CAP) ? \
de9f5230 137 TG3_RX_STD_MAX_SIZE_5717 : TG3_RX_STD_MAX_SIZE_5700)
1da177e4 138#define TG3_DEF_RX_RING_PENDING 200
7cb32cf2 139#define TG3_RX_JMB_RING_SIZE(tp) \
63c3a66f 140 (tg3_flag(tp, LRG_PROD_RING_CAP) ? \
de9f5230 141 TG3_RX_JMB_MAX_SIZE_5717 : TG3_RX_JMB_MAX_SIZE_5700)
1da177e4
LT		 142#define TG3_DEF_RX_JUMBO_RING_PENDING 100
143
144/* Do not place this n-ring entries value into the tp struct itself,
145 * we really want to expose these constants to GCC so that modulo et
146 * al. operations are done with shifts and masks instead of with
147 * hw multiply/modulo instructions. Another solution would be to
148 * replace things like '% foo' with '& (foo - 1)'.
149 */
1da177e4
LT		 150
151#define TG3_TX_RING_SIZE 512
152#define TG3_DEF_TX_RING_PENDING (TG3_TX_RING_SIZE - 1)
153
2c49a44d
MC		 154#define TG3_RX_STD_RING_BYTES(tp) \
155 (sizeof(struct tg3_rx_buffer_desc) * TG3_RX_STD_RING_SIZE(tp))
156#define TG3_RX_JMB_RING_BYTES(tp) \
157 (sizeof(struct tg3_ext_rx_buffer_desc) * TG3_RX_JMB_RING_SIZE(tp))
158#define TG3_RX_RCB_RING_BYTES(tp) \
7cb32cf2 159 (sizeof(struct tg3_rx_buffer_desc) * (tp->rx_ret_ring_mask + 1))
1da177e4
LT		 160#define TG3_TX_RING_BYTES (sizeof(struct tg3_tx_buffer_desc) * \
161 TG3_TX_RING_SIZE)
1da177e4
LT		 162#define NEXT_TX(N) (((N) + 1) & (TG3_TX_RING_SIZE - 1))
163
287be12e
MC		 164#define TG3_DMA_BYTE_ENAB 64
165
166#define TG3_RX_STD_DMA_SZ 1536
167#define TG3_RX_JMB_DMA_SZ 9046
168
169#define TG3_RX_DMA_TO_MAP_SZ(x) ((x) + TG3_DMA_BYTE_ENAB)
170
171#define TG3_RX_STD_MAP_SZ TG3_RX_DMA_TO_MAP_SZ(TG3_RX_STD_DMA_SZ)
172#define TG3_RX_JMB_MAP_SZ TG3_RX_DMA_TO_MAP_SZ(TG3_RX_JMB_DMA_SZ)
1da177e4 173
2c49a44d
MC		 174#define TG3_RX_STD_BUFF_RING_SIZE(tp) \
175 (sizeof(struct ring_info) * TG3_RX_STD_RING_SIZE(tp))
2b2cdb65 176
2c49a44d
MC		 177#define TG3_RX_JMB_BUFF_RING_SIZE(tp) \
178 (sizeof(struct ring_info) * TG3_RX_JMB_RING_SIZE(tp))
2b2cdb65 179
d2757fc4
MC		 180/* Due to a hardware bug, the 5701 can only DMA to memory addresses
181 * that are at least dword aligned when used in PCIX mode. The driver
182 * works around this bug by double copying the packet. This workaround
183 * is built into the normal double copy length check for efficiency.
184 *
185 * However, the double copy is only necessary on those architectures
186 * where unaligned memory accesses are inefficient. For those architectures
187 * where unaligned memory accesses incur little penalty, we can reintegrate
188 * the 5701 in the normal rx path. Doing so saves a device structure
189 * dereference by hardcoding the double copy threshold in place.
190 */
191#define TG3_RX_COPY_THRESHOLD 256
192#if NET_IP_ALIGN == 0 || defined(CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS)
193 #define TG3_RX_COPY_THRESH(tp) TG3_RX_COPY_THRESHOLD
194#else
195 #define TG3_RX_COPY_THRESH(tp) ((tp)->rx_copy_thresh)
196#endif
197
81389f57
MC		 198#if (NET_IP_ALIGN != 0)
199#define TG3_RX_OFFSET(tp) ((tp)->rx_offset)
200#else
9205fd9c 201#define TG3_RX_OFFSET(tp) (NET_SKB_PAD)
81389f57
MC		 202#endif
203
1da177e4 204/* minimum number of free TX descriptors required to wake up TX process */
f3f3f27e 205#define TG3_TX_WAKEUP_THRESH(tnapi) ((tnapi)->tx_pending / 4)
55086ad9 206#define TG3_TX_BD_DMA_MAX_2K 2048
a4cb428d 207#define TG3_TX_BD_DMA_MAX_4K 4096
1da177e4 208
ad829268
MC		 209#define TG3_RAW_IP_ALIGN 2
210
e565eec3
MC		 211#define TG3_MAX_UCAST_ADDR(tp) (tg3_flag((tp), ENABLE_ASF) ? 2 : 3)
212#define TG3_UCAST_ADDR_IDX(tp) (tg3_flag((tp), ENABLE_ASF) ? 2 : 1)
213
c6cdf436 214#define TG3_FW_UPDATE_TIMEOUT_SEC 5
21f7638e 215#define TG3_FW_UPDATE_FREQ_SEC (TG3_FW_UPDATE_TIMEOUT_SEC / 2)
c6cdf436 216
077f849d 217#define FIRMWARE_TG3 "tigon/tg3.bin"
c4dab506 218#define FIRMWARE_TG357766 "tigon/tg357766.bin"
077f849d
JSR		 219#define FIRMWARE_TG3TSO "tigon/tg3_tso.bin"
220#define FIRMWARE_TG3TSO5 "tigon/tg3_tso5.bin"
221
229b1ad1 222static char version[] =
05dbe005 223 DRV_MODULE_NAME ".c:v" DRV_MODULE_VERSION " (" DRV_MODULE_RELDATE ")";
1da177e4
LT		 224
225MODULE_AUTHOR("David S. Miller (davem@redhat.com) and Jeff Garzik (jgarzik@pobox.com)");
226MODULE_DESCRIPTION("Broadcom Tigon3 ethernet driver");
227MODULE_LICENSE("GPL");
228MODULE_VERSION(DRV_MODULE_VERSION);
077f849d
JSR		 229MODULE_FIRMWARE(FIRMWARE_TG3);
230MODULE_FIRMWARE(FIRMWARE_TG3TSO);
231MODULE_FIRMWARE(FIRMWARE_TG3TSO5);
232
1da177e4
LT		 233static int tg3_debug = -1; /* -1 == use TG3_DEF_MSG_ENABLE as value */
234module_param(tg3_debug, int, 0);
235MODULE_PARM_DESC(tg3_debug, "Tigon3 bitmapped debugging message enable value");
236
3d567e0e
NNS		 237#define TG3_DRV_DATA_FLAG_10_100_ONLY 0x0001
238#define TG3_DRV_DATA_FLAG_5705_10_100 0x0002
239
9baa3c34 240static const struct pci_device_id tg3_pci_tbl[] = {
13185217
HK		 241 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5700)},
242 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5701)},
243 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702)},
244 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703)},
245 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704)},
246 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702FE)},
247 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705)},
248 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705_2)},
249 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M)},
250 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705M_2)},
251 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702X)},
252 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703X)},
253 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S)},
254 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5702A3)},
255 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5703A3)},
256 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5782)},
257 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5788)},
258 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5789)},
3d567e0e
NNS		 259 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901),
260 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY |
261 TG3_DRV_DATA_FLAG_5705_10_100},
262 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5901_2),
263 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY |
264 TG3_DRV_DATA_FLAG_5705_10_100},
13185217 265 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5704S_2)},
3d567e0e
NNS		 266 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5705F),
267 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY |
268 TG3_DRV_DATA_FLAG_5705_10_100},
13185217 269 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5721)},
126a3368 270 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5722)},
7e6c63f0 271 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5750)},
13185217 272 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751)},
13185217 273 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751M)},
3d567e0e
NNS		 274 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5751F),
275 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
13185217
HK		 276 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752)},
277 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5752M)},
278 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753)},
279 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753M)},
3d567e0e
NNS		 280 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5753F),
281 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
13185217
HK		 282 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5754)},
283 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5754M)},
284 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5755)},
285 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5755M)},
126a3368 286 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5756)},
13185217
HK		 287 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5786)},
288 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787)},
3d567e0e
NNS		 289 {PCI_DEVICE_SUB(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5787M,
290 PCI_VENDOR_ID_LENOVO,
291 TG3PCI_SUBDEVICE_ID_LENOVO_5787M),
292 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
13185217 293 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787M)},
3d567e0e
NNS		 294 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5787F),
295 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
13185217
HK		 296 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5714)},
297 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5714S)},
298 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5715)},
299 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5715S)},
300 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780)},
301 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5780S)},
302 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5781)},
b5d3772c
MC		 303 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5906)},
304 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5906M)},
d30cdd28
MC		 305 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5784)},
306 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5764)},
6c7af27c 307 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5723)},
9936bcf6
MC		 308 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5761)},
309 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, PCI_DEVICE_ID_TIGON3_5761E)},
c88e668b
MC		 310 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5761S)},
311 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5761SE)},
2befdcea
MC		 312 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5785_G)},
313 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5785_F)},
3d567e0e
NNS		 314 {PCI_DEVICE_SUB(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57780,
315 PCI_VENDOR_ID_AI, TG3PCI_SUBDEVICE_ID_ACER_57780_A),
316 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
317 {PCI_DEVICE_SUB(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57780,
318 PCI_VENDOR_ID_AI, TG3PCI_SUBDEVICE_ID_ACER_57780_B),
319 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
321d32a0
MC		 320 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57780)},
321 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57760)},
3d567e0e
NNS		 322 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57790),
323 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
5e7ccf20 324 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57788)},
5001e2f6 325 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5717)},
79d49695 326 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5717_C)},
5001e2f6 327 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5718)},
b0f75221
MC		 328 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57781)},
329 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57785)},
330 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57761)},
331 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57765)},
3d567e0e
NNS		 332 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57791),
333 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
334 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57795),
335 .driver_data = TG3_DRV_DATA_FLAG_10_100_ONLY},
302b500b 336 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5719)},
ba1f3c76 337 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5720)},
02eca3f5 338 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57762)},
d3f677af 339 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57766)},
c86a8560
MC		 340 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5762)},
341 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5725)},
342 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_5727)},
68273712
NS		 343 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57764)},
344 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57767)},
345 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57787)},
346 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57782)},
347 {PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, TG3PCI_DEVICE_TIGON3_57786)},
13185217
HK		 348 {PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9DXX)},
349 {PCI_DEVICE(PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_9MXX)},
350 {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1000)},
351 {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1001)},
352 {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC1003)},
353 {PCI_DEVICE(PCI_VENDOR_ID_ALTIMA, PCI_DEVICE_ID_ALTIMA_AC9100)},
354 {PCI_DEVICE(PCI_VENDOR_ID_APPLE, PCI_DEVICE_ID_APPLE_TIGON3)},
1dcb14d9 355 {PCI_DEVICE(0x10cf, 0x11a2)}, /* Fujitsu 1000base-SX with BCM5703SKHB */
13185217 356 {}
1da177e4
LT		 357};
358
359MODULE_DEVICE_TABLE(pci, tg3_pci_tbl);
360
50da859d 361static const struct {
1da177e4 362 const char string[ETH_GSTRING_LEN];
48fa55a0 363} ethtool_stats_keys[] = {
1da177e4
LT		 364 { "rx_octets" },
365 { "rx_fragments" },
366 { "rx_ucast_packets" },
367 { "rx_mcast_packets" },
368 { "rx_bcast_packets" },
369 { "rx_fcs_errors" },
370 { "rx_align_errors" },
371 { "rx_xon_pause_rcvd" },
372 { "rx_xoff_pause_rcvd" },
373 { "rx_mac_ctrl_rcvd" },
374 { "rx_xoff_entered" },
375 { "rx_frame_too_long_errors" },
376 { "rx_jabbers" },
377 { "rx_undersize_packets" },
378 { "rx_in_length_errors" },
379 { "rx_out_length_errors" },
380 { "rx_64_or_less_octet_packets" },
381 { "rx_65_to_127_octet_packets" },
382 { "rx_128_to_255_octet_packets" },
383 { "rx_256_to_511_octet_packets" },
384 { "rx_512_to_1023_octet_packets" },
385 { "rx_1024_to_1522_octet_packets" },
386 { "rx_1523_to_2047_octet_packets" },
387 { "rx_2048_to_4095_octet_packets" },
388 { "rx_4096_to_8191_octet_packets" },
389 { "rx_8192_to_9022_octet_packets" },
390
391 { "tx_octets" },
392 { "tx_collisions" },
393
394 { "tx_xon_sent" },
395 { "tx_xoff_sent" },
396 { "tx_flow_control" },
397 { "tx_mac_errors" },
398 { "tx_single_collisions" },
399 { "tx_mult_collisions" },
400 { "tx_deferred" },
401 { "tx_excessive_collisions" },
402 { "tx_late_collisions" },
403 { "tx_collide_2times" },
404 { "tx_collide_3times" },
405 { "tx_collide_4times" },
406 { "tx_collide_5times" },
407 { "tx_collide_6times" },
408 { "tx_collide_7times" },
409 { "tx_collide_8times" },
410 { "tx_collide_9times" },
411 { "tx_collide_10times" },
412 { "tx_collide_11times" },
413 { "tx_collide_12times" },
414 { "tx_collide_13times" },
415 { "tx_collide_14times" },
416 { "tx_collide_15times" },
417 { "tx_ucast_packets" },
418 { "tx_mcast_packets" },
419 { "tx_bcast_packets" },
420 { "tx_carrier_sense_errors" },
421 { "tx_discards" },
422 { "tx_errors" },
423
424 { "dma_writeq_full" },
425 { "dma_write_prioq_full" },
426 { "rxbds_empty" },
427 { "rx_discards" },
428 { "rx_errors" },
429 { "rx_threshold_hit" },
430
431 { "dma_readq_full" },
432 { "dma_read_prioq_full" },
433 { "tx_comp_queue_full" },
434
435 { "ring_set_send_prod_index" },
436 { "ring_status_update" },
437 { "nic_irqs" },
438 { "nic_avoided_irqs" },
4452d099
MC		 439 { "nic_tx_threshold_hit" },
440
441 { "mbuf_lwm_thresh_hit" },
1da177e4
LT		 442};
443
48fa55a0 444#define TG3_NUM_STATS ARRAY_SIZE(ethtool_stats_keys)
93df8b8f
NNS		 445#define TG3_NVRAM_TEST 0
446#define TG3_LINK_TEST 1
447#define TG3_REGISTER_TEST 2
448#define TG3_MEMORY_TEST 3
449#define TG3_MAC_LOOPB_TEST 4
450#define TG3_PHY_LOOPB_TEST 5
451#define TG3_EXT_LOOPB_TEST 6
452#define TG3_INTERRUPT_TEST 7
48fa55a0
MC		 453
454
50da859d 455static const struct {
4cafd3f5 456 const char string[ETH_GSTRING_LEN];
48fa55a0 457} ethtool_test_keys[] = {
93df8b8f
NNS		 458 [TG3_NVRAM_TEST] = { "nvram test (online) " },
459 [TG3_LINK_TEST] = { "link test (online) " },
460 [TG3_REGISTER_TEST] = { "register test (offline)" },
461 [TG3_MEMORY_TEST] = { "memory test (offline)" },
462 [TG3_MAC_LOOPB_TEST] = { "mac loopback test (offline)" },
463 [TG3_PHY_LOOPB_TEST] = { "phy loopback test (offline)" },
464 [TG3_EXT_LOOPB_TEST] = { "ext loopback test (offline)" },
465 [TG3_INTERRUPT_TEST] = { "interrupt test (offline)" },
4cafd3f5
MC		 466};
467
48fa55a0
MC		 468#define TG3_NUM_TEST ARRAY_SIZE(ethtool_test_keys)
469
470
b401e9e2
MC		 471static void tg3_write32(struct tg3 *tp, u32 off, u32 val)
472{
473 writel(val, tp->regs + off);
474}
475
476static u32 tg3_read32(struct tg3 *tp, u32 off)
477{
de6f31eb 478 return readl(tp->regs + off);
b401e9e2
MC		 479}
480
0d3031d9
MC		 481static void tg3_ape_write32(struct tg3 *tp, u32 off, u32 val)
482{
483 writel(val, tp->aperegs + off);
484}
485
486static u32 tg3_ape_read32(struct tg3 *tp, u32 off)
487{
de6f31eb 488 return readl(tp->aperegs + off);
0d3031d9
MC		 489}
490
1da177e4
LT		 491static void tg3_write_indirect_reg32(struct tg3 *tp, u32 off, u32 val)
492{
6892914f
MC		 493 unsigned long flags;
494
495 spin_lock_irqsave(&tp->indirect_lock, flags);
1ee582d8
MC		 496 pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off);
497 pci_write_config_dword(tp->pdev, TG3PCI_REG_DATA, val);
6892914f 498 spin_unlock_irqrestore(&tp->indirect_lock, flags);
1ee582d8
MC		 499}
500
501static void tg3_write_flush_reg32(struct tg3 *tp, u32 off, u32 val)
502{
503 writel(val, tp->regs + off);
504 readl(tp->regs + off);
1da177e4
LT		 505}
506
6892914f 507static u32 tg3_read_indirect_reg32(struct tg3 *tp, u32 off)
1da177e4 508{
6892914f
MC		 509 unsigned long flags;
510 u32 val;
511
512 spin_lock_irqsave(&tp->indirect_lock, flags);
513 pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off);
514 pci_read_config_dword(tp->pdev, TG3PCI_REG_DATA, &val);
515 spin_unlock_irqrestore(&tp->indirect_lock, flags);
516 return val;
517}
518
519static void tg3_write_indirect_mbox(struct tg3 *tp, u32 off, u32 val)
520{
521 unsigned long flags;
522
523 if (off == (MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW)) {
524 pci_write_config_dword(tp->pdev, TG3PCI_RCV_RET_RING_CON_IDX +
525 TG3_64BIT_REG_LOW, val);
526 return;
527 }
66711e66 528 if (off == TG3_RX_STD_PROD_IDX_REG) {
6892914f
MC		 529 pci_write_config_dword(tp->pdev, TG3PCI_STD_RING_PROD_IDX +
530 TG3_64BIT_REG_LOW, val);
531 return;
1da177e4 532 }
6892914f
MC		 533
534 spin_lock_irqsave(&tp->indirect_lock, flags);
535 pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
536 pci_write_config_dword(tp->pdev, TG3PCI_REG_DATA, val);
537 spin_unlock_irqrestore(&tp->indirect_lock, flags);
538
539 /* In indirect mode when disabling interrupts, we also need
540 * to clear the interrupt bit in the GRC local ctrl register.
541 */
542 if ((off == (MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW)) &&
543 (val == 0x1)) {
544 pci_write_config_dword(tp->pdev, TG3PCI_MISC_LOCAL_CTRL,
545 tp->grc_local_ctrl|GRC_LCLCTRL_CLEARINT);
546 }
547}
548
549static u32 tg3_read_indirect_mbox(struct tg3 *tp, u32 off)
550{
551 unsigned long flags;
552 u32 val;
553
554 spin_lock_irqsave(&tp->indirect_lock, flags);
555 pci_write_config_dword(tp->pdev, TG3PCI_REG_BASE_ADDR, off + 0x5600);
556 pci_read_config_dword(tp->pdev, TG3PCI_REG_DATA, &val);
557 spin_unlock_irqrestore(&tp->indirect_lock, flags);
558 return val;
559}
560
b401e9e2
MC		 561/* usec_wait specifies the wait time in usec when writing to certain registers
562 * where it is unsafe to read back the register without some delay.
563 * GRC_LOCAL_CTRL is one example if the GPIOs are toggled to switch power.
564 * TG3PCI_CLOCK_CTRL is another example if the clock frequencies are changed.
565 */
566static void _tw32_flush(struct tg3 *tp, u32 off, u32 val, u32 usec_wait)
6892914f 567{
63c3a66f 568 if (tg3_flag(tp, PCIX_TARGET_HWBUG) || tg3_flag(tp, ICH_WORKAROUND))
b401e9e2
MC		 569 /* Non-posted methods */
570 tp->write32(tp, off, val);
571 else {
572 /* Posted method */
573 tg3_write32(tp, off, val);
574 if (usec_wait)
575 udelay(usec_wait);
576 tp->read32(tp, off);
577 }
578 /* Wait again after the read for the posted method to guarantee that
579 * the wait time is met.
580 */
581 if (usec_wait)
582 udelay(usec_wait);
1da177e4
LT		 583}
584
09ee929c
MC		 585static inline void tw32_mailbox_flush(struct tg3 *tp, u32 off, u32 val)
586{
587 tp->write32_mbox(tp, off, val);
7e6c63f0
HM		 588 if (tg3_flag(tp, FLUSH_POSTED_WRITES) ||
589 (!tg3_flag(tp, MBOX_WRITE_REORDER) &&
590 !tg3_flag(tp, ICH_WORKAROUND)))
6892914f 591 tp->read32_mbox(tp, off);
09ee929c
MC		 592}
593
20094930 594static void tg3_write32_tx_mbox(struct tg3 *tp, u32 off, u32 val)
1da177e4
LT		 595{
596 void __iomem *mbox = tp->regs + off;
597 writel(val, mbox);
63c3a66f 598 if (tg3_flag(tp, TXD_MBOX_HWBUG))
1da177e4 599 writel(val, mbox);
7e6c63f0
HM		 600 if (tg3_flag(tp, MBOX_WRITE_REORDER) ||
601 tg3_flag(tp, FLUSH_POSTED_WRITES))
1da177e4
LT		 602 readl(mbox);
603}
604
b5d3772c
MC		 605static u32 tg3_read32_mbox_5906(struct tg3 *tp, u32 off)
606{
de6f31eb 607 return readl(tp->regs + off + GRCMBOX_BASE);
b5d3772c
MC		 608}
609
610static void tg3_write32_mbox_5906(struct tg3 *tp, u32 off, u32 val)
611{
612 writel(val, tp->regs + off + GRCMBOX_BASE);
613}
614
c6cdf436 615#define tw32_mailbox(reg, val) tp->write32_mbox(tp, reg, val)
09ee929c 616#define tw32_mailbox_f(reg, val) tw32_mailbox_flush(tp, (reg), (val))
c6cdf436
MC		 617#define tw32_rx_mbox(reg, val) tp->write32_rx_mbox(tp, reg, val)
618#define tw32_tx_mbox(reg, val) tp->write32_tx_mbox(tp, reg, val)
619#define tr32_mailbox(reg) tp->read32_mbox(tp, reg)
20094930 620
c6cdf436
MC		 621#define tw32(reg, val) tp->write32(tp, reg, val)
622#define tw32_f(reg, val) _tw32_flush(tp, (reg), (val), 0)
623#define tw32_wait_f(reg, val, us) _tw32_flush(tp, (reg), (val), (us))
624#define tr32(reg) tp->read32(tp, reg)
1da177e4
LT		 625
626static void tg3_write_mem(struct tg3 *tp, u32 off, u32 val)
627{
6892914f
MC		 628 unsigned long flags;
629
4153577a 630 if (tg3_asic_rev(tp) == ASIC_REV_5906 &&
b5d3772c
MC		 631 (off >= NIC_SRAM_STATS_BLK) && (off < NIC_SRAM_TX_BUFFER_DESC))
632 return;
633
6892914f 634 spin_lock_irqsave(&tp->indirect_lock, flags);
63c3a66f 635 if (tg3_flag(tp, SRAM_USE_CONFIG)) {
bbadf503
MC		 636 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
637 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
1da177e4 638
bbadf503
MC		 639 /* Always leave this as zero. */
640 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
641 } else {
642 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, off);
643 tw32_f(TG3PCI_MEM_WIN_DATA, val);
28fbef78 644
bbadf503
MC		 645 /* Always leave this as zero. */
646 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, 0);
647 }
648 spin_unlock_irqrestore(&tp->indirect_lock, flags);
758a6139
DM		 649}
650
1da177e4
LT		 651static void tg3_read_mem(struct tg3 *tp, u32 off, u32 *val)
652{
6892914f
MC		 653 unsigned long flags;
654
4153577a 655 if (tg3_asic_rev(tp) == ASIC_REV_5906 &&
b5d3772c
MC		 656 (off >= NIC_SRAM_STATS_BLK) && (off < NIC_SRAM_TX_BUFFER_DESC)) {
657 *val = 0;
658 return;
659 }
660
6892914f 661 spin_lock_irqsave(&tp->indirect_lock, flags);
63c3a66f 662 if (tg3_flag(tp, SRAM_USE_CONFIG)) {
bbadf503
MC		 663 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, off);
664 pci_read_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
1da177e4 665
bbadf503
MC		 666 /* Always leave this as zero. */
667 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
668 } else {
669 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, off);
670 *val = tr32(TG3PCI_MEM_WIN_DATA);
671
672 /* Always leave this as zero. */
673 tw32_f(TG3PCI_MEM_WIN_BASE_ADDR, 0);
674 }
6892914f 675 spin_unlock_irqrestore(&tp->indirect_lock, flags);
1da177e4
LT		 676}
677
0d3031d9
MC		 678static void tg3_ape_lock_init(struct tg3 *tp)
679{
680 int i;
6f5c8f83 681 u32 regbase, bit;
f92d9dc1 682
4153577a 683 if (tg3_asic_rev(tp) == ASIC_REV_5761)
f92d9dc1
MC		 684 regbase = TG3_APE_LOCK_GRANT;
685 else
686 regbase = TG3_APE_PER_LOCK_GRANT;
0d3031d9
MC		 687
688 /* Make sure the driver hasn't any stale locks. */
78f94dc7
MC		 689 for (i = TG3_APE_LOCK_PHY0; i <= TG3_APE_LOCK_GPIO; i++) {
690 switch (i) {
691 case TG3_APE_LOCK_PHY0:
692 case TG3_APE_LOCK_PHY1:
693 case TG3_APE_LOCK_PHY2:
694 case TG3_APE_LOCK_PHY3:
695 bit = APE_LOCK_GRANT_DRIVER;
696 break;
697 default:
698 if (!tp->pci_fn)
699 bit = APE_LOCK_GRANT_DRIVER;
700 else
701 bit = 1 << tp->pci_fn;
702 }
703 tg3_ape_write32(tp, regbase + 4 * i, bit);
6f5c8f83
MC		 704 }
705
0d3031d9
MC		 706}
707
708static int tg3_ape_lock(struct tg3 *tp, int locknum)
709{
710 int i, off;
711 int ret = 0;
6f5c8f83 712 u32 status, req, gnt, bit;
0d3031d9 713
63c3a66f 714 if (!tg3_flag(tp, ENABLE_APE))
0d3031d9
MC		 715 return 0;
716
717 switch (locknum) {
6f5c8f83 718 case TG3_APE_LOCK_GPIO:
4153577a 719 if (tg3_asic_rev(tp) == ASIC_REV_5761)
6f5c8f83 720 return 0;
33f401ae
MC		 721 case TG3_APE_LOCK_GRC:
722 case TG3_APE_LOCK_MEM:
78f94dc7
MC		 723 if (!tp->pci_fn)
724 bit = APE_LOCK_REQ_DRIVER;
725 else
726 bit = 1 << tp->pci_fn;
33f401ae 727 break;
8151ad57
MC		 728 case TG3_APE_LOCK_PHY0:
729 case TG3_APE_LOCK_PHY1:
730 case TG3_APE_LOCK_PHY2:
731 case TG3_APE_LOCK_PHY3:
732 bit = APE_LOCK_REQ_DRIVER;
733 break;
33f401ae
MC		 734 default:
735 return -EINVAL;
0d3031d9
MC		 736 }
737
4153577a 738 if (tg3_asic_rev(tp) == ASIC_REV_5761) {
f92d9dc1
MC		 739 req = TG3_APE_LOCK_REQ;
740 gnt = TG3_APE_LOCK_GRANT;
741 } else {
742 req = TG3_APE_PER_LOCK_REQ;
743 gnt = TG3_APE_PER_LOCK_GRANT;
744 }
745
0d3031d9
MC		 746 off = 4 * locknum;
747
6f5c8f83 748 tg3_ape_write32(tp, req + off, bit);
0d3031d9
MC		 749
750 /* Wait for up to 1 millisecond to acquire lock. */
751 for (i = 0; i < 100; i++) {
f92d9dc1 752 status = tg3_ape_read32(tp, gnt + off);
6f5c8f83 753 if (status == bit)
0d3031d9 754 break;
6d446ec3
GS		 755 if (pci_channel_offline(tp->pdev))
756 break;
757
0d3031d9
MC		 758 udelay(10);
759 }
760
6f5c8f83 761 if (status != bit) {
0d3031d9 762 /* Revoke the lock request. */
6f5c8f83 763 tg3_ape_write32(tp, gnt + off, bit);
0d3031d9
MC		 764 ret = -EBUSY;
765 }
766
767 return ret;
768}
769
770static void tg3_ape_unlock(struct tg3 *tp, int locknum)
771{
6f5c8f83 772 u32 gnt, bit;
0d3031d9 773
63c3a66f 774 if (!tg3_flag(tp, ENABLE_APE))
0d3031d9
MC		 775 return;
776
777 switch (locknum) {
6f5c8f83 778 case TG3_APE_LOCK_GPIO:
4153577a 779 if (tg3_asic_rev(tp) == ASIC_REV_5761)
6f5c8f83 780 return;
33f401ae
MC		 781 case TG3_APE_LOCK_GRC:
782 case TG3_APE_LOCK_MEM:
78f94dc7
MC		 783 if (!tp->pci_fn)
784 bit = APE_LOCK_GRANT_DRIVER;
785 else
786 bit = 1 << tp->pci_fn;
33f401ae 787 break;
8151ad57
MC		 788 case TG3_APE_LOCK_PHY0:
789 case TG3_APE_LOCK_PHY1:
790 case TG3_APE_LOCK_PHY2:
791 case TG3_APE_LOCK_PHY3:
792 bit = APE_LOCK_GRANT_DRIVER;
793 break;
33f401ae
MC		 794 default:
795 return;
0d3031d9
MC		 796 }
797
4153577a 798 if (tg3_asic_rev(tp) == ASIC_REV_5761)
f92d9dc1
MC		 799 gnt = TG3_APE_LOCK_GRANT;
800 else
801 gnt = TG3_APE_PER_LOCK_GRANT;
802
6f5c8f83 803 tg3_ape_write32(tp, gnt + 4 * locknum, bit);
0d3031d9
MC		 804}
805
b65a372b 806static int tg3_ape_event_lock(struct tg3 *tp, u32 timeout_us)
fd6d3f0e 807{
fd6d3f0e
MC		 808 u32 apedata;
809
b65a372b
MC		 810 while (timeout_us) {
811 if (tg3_ape_lock(tp, TG3_APE_LOCK_MEM))
812 return -EBUSY;
813
814 apedata = tg3_ape_read32(tp, TG3_APE_EVENT_STATUS);
815 if (!(apedata & APE_EVENT_STATUS_EVENT_PENDING))
816 break;
817
818 tg3_ape_unlock(tp, TG3_APE_LOCK_MEM);
819
820 udelay(10);
821 timeout_us -= (timeout_us > 10) ? 10 : timeout_us;
822 }
823
824 return timeout_us ? 0 : -EBUSY;
825}
826
cf8d55ae
MC		 827static int tg3_ape_wait_for_event(struct tg3 *tp, u32 timeout_us)
828{
829 u32 i, apedata;
830
831 for (i = 0; i < timeout_us / 10; i++) {
832 apedata = tg3_ape_read32(tp, TG3_APE_EVENT_STATUS);
833
834 if (!(apedata & APE_EVENT_STATUS_EVENT_PENDING))
835 break;
836
837 udelay(10);
838 }
839
840 return i == timeout_us / 10;
841}
842
86449944
MC		 843static int tg3_ape_scratchpad_read(struct tg3 *tp, u32 *data, u32 base_off,
844 u32 len)
cf8d55ae
MC		 845{
846 int err;
847 u32 i, bufoff, msgoff, maxlen, apedata;
848
849 if (!tg3_flag(tp, APE_HAS_NCSI))
850 return 0;
851
852 apedata = tg3_ape_read32(tp, TG3_APE_SEG_SIG);
853 if (apedata != APE_SEG_SIG_MAGIC)
854 return -ENODEV;
855
856 apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
857 if (!(apedata & APE_FW_STATUS_READY))
858 return -EAGAIN;
859
860 bufoff = tg3_ape_read32(tp, TG3_APE_SEG_MSG_BUF_OFF) +
861 TG3_APE_SHMEM_BASE;
862 msgoff = bufoff + 2 * sizeof(u32);
863 maxlen = tg3_ape_read32(tp, TG3_APE_SEG_MSG_BUF_LEN);
864
865 while (len) {
866 u32 length;
867
868 /* Cap xfer sizes to scratchpad limits. */
869 length = (len > maxlen) ? maxlen : len;
870 len -= length;
871
872 apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
873 if (!(apedata & APE_FW_STATUS_READY))
874 return -EAGAIN;
875
876 /* Wait for up to 1 msec for APE to service previous event. */
877 err = tg3_ape_event_lock(tp, 1000);
878 if (err)
879 return err;
880
881 apedata = APE_EVENT_STATUS_DRIVER_EVNT |
882 APE_EVENT_STATUS_SCRTCHPD_READ |
883 APE_EVENT_STATUS_EVENT_PENDING;
884 tg3_ape_write32(tp, TG3_APE_EVENT_STATUS, apedata);
885
886 tg3_ape_write32(tp, bufoff, base_off);
887 tg3_ape_write32(tp, bufoff + sizeof(u32), length);
888
889 tg3_ape_unlock(tp, TG3_APE_LOCK_MEM);
890 tg3_ape_write32(tp, TG3_APE_EVENT, APE_EVENT_1);
891
892 base_off += length;
893
894 if (tg3_ape_wait_for_event(tp, 30000))
895 return -EAGAIN;
896
897 for (i = 0; length; i += 4, length -= 4) {
898 u32 val = tg3_ape_read32(tp, msgoff + i);
899 memcpy(data, &val, sizeof(u32));
900 data++;
901 }
902 }
903
904 return 0;
905}
906
b65a372b
MC		 907static int tg3_ape_send_event(struct tg3 *tp, u32 event)
908{
909 int err;
910 u32 apedata;
fd6d3f0e
MC		 911
912 apedata = tg3_ape_read32(tp, TG3_APE_SEG_SIG);
913 if (apedata != APE_SEG_SIG_MAGIC)
b65a372b 914 return -EAGAIN;
fd6d3f0e
MC		 915
916 apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
917 if (!(apedata & APE_FW_STATUS_READY))
b65a372b 918 return -EAGAIN;
fd6d3f0e
MC		 919
920 /* Wait for up to 1 millisecond for APE to service previous event. */
b65a372b
MC		 921 err = tg3_ape_event_lock(tp, 1000);
922 if (err)
923 return err;
fd6d3f0e 924
b65a372b
MC		 925 tg3_ape_write32(tp, TG3_APE_EVENT_STATUS,
926 event | APE_EVENT_STATUS_EVENT_PENDING);
fd6d3f0e 927
b65a372b
MC		 928 tg3_ape_unlock(tp, TG3_APE_LOCK_MEM);
929 tg3_ape_write32(tp, TG3_APE_EVENT, APE_EVENT_1);
fd6d3f0e 930
b65a372b 931 return 0;
fd6d3f0e
MC		 932}
933
934static void tg3_ape_driver_state_change(struct tg3 *tp, int kind)
935{
936 u32 event;
937 u32 apedata;
938
939 if (!tg3_flag(tp, ENABLE_APE))
940 return;
941
942 switch (kind) {
943 case RESET_KIND_INIT:
944 tg3_ape_write32(tp, TG3_APE_HOST_SEG_SIG,
945 APE_HOST_SEG_SIG_MAGIC);
946 tg3_ape_write32(tp, TG3_APE_HOST_SEG_LEN,
947 APE_HOST_SEG_LEN_MAGIC);
948 apedata = tg3_ape_read32(tp, TG3_APE_HOST_INIT_COUNT);
949 tg3_ape_write32(tp, TG3_APE_HOST_INIT_COUNT, ++apedata);
950 tg3_ape_write32(tp, TG3_APE_HOST_DRIVER_ID,
951 APE_HOST_DRIVER_ID_MAGIC(TG3_MAJ_NUM, TG3_MIN_NUM));
952 tg3_ape_write32(tp, TG3_APE_HOST_BEHAVIOR,
953 APE_HOST_BEHAV_NO_PHYLOCK);
954 tg3_ape_write32(tp, TG3_APE_HOST_DRVR_STATE,
955 TG3_APE_HOST_DRVR_STATE_START);
956
957 event = APE_EVENT_STATUS_STATE_START;
958 break;
959 case RESET_KIND_SHUTDOWN:
960 /* With the interface we are currently using,
961 * APE does not track driver state. Wiping
962 * out the HOST SEGMENT SIGNATURE forces
963 * the APE to assume OS absent status.
964 */
965 tg3_ape_write32(tp, TG3_APE_HOST_SEG_SIG, 0x0);
966
967 if (device_may_wakeup(&tp->pdev->dev) &&
968 tg3_flag(tp, WOL_ENABLE)) {
969 tg3_ape_write32(tp, TG3_APE_HOST_WOL_SPEED,
970 TG3_APE_HOST_WOL_SPEED_AUTO);
971 apedata = TG3_APE_HOST_DRVR_STATE_WOL;
972 } else
973 apedata = TG3_APE_HOST_DRVR_STATE_UNLOAD;
974
975 tg3_ape_write32(tp, TG3_APE_HOST_DRVR_STATE, apedata);
976
977 event = APE_EVENT_STATUS_STATE_UNLOAD;
978 break;
fd6d3f0e
MC		 979 default:
980 return;
981 }
982
983 event |= APE_EVENT_STATUS_DRIVER_EVNT | APE_EVENT_STATUS_STATE_CHNGE;
984
985 tg3_ape_send_event(tp, event);
986}
987
1da177e4
LT		 988static void tg3_disable_ints(struct tg3 *tp)
989{
89aeb3bc
MC		 990 int i;
991
1da177e4
LT		 992 tw32(TG3PCI_MISC_HOST_CTRL,
993 (tp->misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT));
89aeb3bc
MC		 994 for (i = 0; i < tp->irq_max; i++)
995 tw32_mailbox_f(tp->napi[i].int_mbox, 0x00000001);
1da177e4
LT		 996}
997
1da177e4
LT		 998static void tg3_enable_ints(struct tg3 *tp)
999{
89aeb3bc 1000 int i;
89aeb3bc 1001
bbe832c0
MC		 1002 tp->irq_sync = 0;
1003 wmb();
1004
1da177e4
LT		 1005 tw32(TG3PCI_MISC_HOST_CTRL,
1006 (tp->misc_host_ctrl & ~MISC_HOST_CTRL_MASK_PCI_INT));
89aeb3bc 1007
f89f38b8 1008 tp->coal_now = tp->coalesce_mode | HOSTCC_MODE_ENABLE;
89aeb3bc
MC		 1009 for (i = 0; i < tp->irq_cnt; i++) {
1010 struct tg3_napi *tnapi = &tp->napi[i];
c6cdf436 1011
898a56f8 1012 tw32_mailbox_f(tnapi->int_mbox, tnapi->last_tag << 24);
63c3a66f 1013 if (tg3_flag(tp, 1SHOT_MSI))
89aeb3bc 1014 tw32_mailbox_f(tnapi->int_mbox, tnapi->last_tag << 24);
f19af9c2 1015
f89f38b8 1016 tp->coal_now |= tnapi->coal_now;
89aeb3bc 1017 }
f19af9c2
MC		 1018
1019 /* Force an initial interrupt */
63c3a66f 1020 if (!tg3_flag(tp, TAGGED_STATUS) &&
f19af9c2
MC		 1021 (tp->napi[0].hw_status->status & SD_STATUS_UPDATED))
1022 tw32(GRC_LOCAL_CTRL, tp->grc_local_ctrl | GRC_LCLCTRL_SETINT);
1023 else
f89f38b8
MC		 1024 tw32(HOSTCC_MODE, tp->coal_now);
1025
1026 tp->coal_now &= ~(tp->napi[0].coal_now | tp->napi[1].coal_now);
1da177e4
LT		 1027}
1028
17375d25 1029static inline unsigned int tg3_has_work(struct tg3_napi *tnapi)
04237ddd 1030{
17375d25 1031 struct tg3 *tp = tnapi->tp;
898a56f8 1032 struct tg3_hw_status *sblk = tnapi->hw_status;
04237ddd
MC		 1033 unsigned int work_exists = 0;
1034
1035 /* check for phy events */
63c3a66f 1036 if (!(tg3_flag(tp, USE_LINKCHG_REG) || tg3_flag(tp, POLL_SERDES))) {
04237ddd
MC		 1037 if (sblk->status & SD_STATUS_LINK_CHG)
1038 work_exists = 1;
1039 }
f891ea16
MC		 1040
1041 /* check for TX work to do */
1042 if (sblk->idx[0].tx_consumer != tnapi->tx_cons)
1043 work_exists = 1;
1044
1045 /* check for RX work to do */
1046 if (tnapi->rx_rcb_prod_idx &&
8d9d7cfc 1047 *(tnapi->rx_rcb_prod_idx) != tnapi->rx_rcb_ptr)
04237ddd
MC		 1048 work_exists = 1;
1049
1050 return work_exists;
1051}
1052
17375d25 1053/* tg3_int_reenable
04237ddd
MC		 1054 * similar to tg3_enable_ints, but it accurately determines whether there
1055 * is new work pending and can return without flushing the PIO write
6aa20a22 1056 * which reenables interrupts
1da177e4 1057 */
17375d25 1058static void tg3_int_reenable(struct tg3_napi *tnapi)
1da177e4 1059{
17375d25
MC		 1060 struct tg3 *tp = tnapi->tp;
1061
898a56f8 1062 tw32_mailbox(tnapi->int_mbox, tnapi->last_tag << 24);
1da177e4
LT		 1063 mmiowb();
1064
fac9b83e
DM		 1065 /* When doing tagged status, this work check is unnecessary.
1066 * The last_tag we write above tells the chip which piece of
1067 * work we've completed.
1068 */
63c3a66f 1069 if (!tg3_flag(tp, TAGGED_STATUS) && tg3_has_work(tnapi))
04237ddd 1070 tw32(HOSTCC_MODE, tp->coalesce_mode |
fd2ce37f 1071 HOSTCC_MODE_ENABLE | tnapi->coal_now);
1da177e4
LT		 1072}
1073
1da177e4
LT		 1074static void tg3_switch_clocks(struct tg3 *tp)
1075{
f6eb9b1f 1076 u32 clock_ctrl;
1da177e4
LT		 1077 u32 orig_clock_ctrl;
1078
63c3a66f 1079 if (tg3_flag(tp, CPMU_PRESENT) || tg3_flag(tp, 5780_CLASS))
4cf78e4f
MC		 1080 return;
1081
f6eb9b1f
MC		 1082 clock_ctrl = tr32(TG3PCI_CLOCK_CTRL);
1083
1da177e4
LT		 1084 orig_clock_ctrl = clock_ctrl;
1085 clock_ctrl &= (CLOCK_CTRL_FORCE_CLKRUN |
1086 CLOCK_CTRL_CLKRUN_OENABLE |
1087 0x1f);
1088 tp->pci_clock_ctrl = clock_ctrl;
1089
63c3a66f 1090 if (tg3_flag(tp, 5705_PLUS)) {
1da177e4 1091 if (orig_clock_ctrl & CLOCK_CTRL_625_CORE) {
b401e9e2
MC		 1092 tw32_wait_f(TG3PCI_CLOCK_CTRL,
1093 clock_ctrl | CLOCK_CTRL_625_CORE, 40);
1da177e4
LT		 1094 }
1095 } else if ((orig_clock_ctrl & CLOCK_CTRL_44MHZ_CORE) != 0) {
b401e9e2
MC		 1096 tw32_wait_f(TG3PCI_CLOCK_CTRL,
1097 clock_ctrl |
1098 (CLOCK_CTRL_44MHZ_CORE | CLOCK_CTRL_ALTCLK),
1099 40);
1100 tw32_wait_f(TG3PCI_CLOCK_CTRL,
1101 clock_ctrl | (CLOCK_CTRL_ALTCLK),
1102 40);
1da177e4 1103 }
b401e9e2 1104 tw32_wait_f(TG3PCI_CLOCK_CTRL, clock_ctrl, 40);
1da177e4
LT		 1105}
1106
1107#define PHY_BUSY_LOOPS 5000
1108
5c358045
HM		 1109static int __tg3_readphy(struct tg3 *tp, unsigned int phy_addr, int reg,
1110 u32 *val)
1da177e4
LT		 1111{
1112 u32 frame_val;
1113 unsigned int loops;
1114 int ret;
1115
1116 if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
1117 tw32_f(MAC_MI_MODE,
1118 (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
1119 udelay(80);
1120 }
1121
8151ad57
MC		 1122 tg3_ape_lock(tp, tp->phy_ape_lock);
1123
1da177e4
LT		 1124 *val = 0x0;
1125
5c358045 1126 frame_val = ((phy_addr << MI_COM_PHY_ADDR_SHIFT) &
1da177e4
LT		 1127 MI_COM_PHY_ADDR_MASK);
1128 frame_val |= ((reg << MI_COM_REG_ADDR_SHIFT) &
1129 MI_COM_REG_ADDR_MASK);
1130 frame_val |= (MI_COM_CMD_READ | MI_COM_START);
6aa20a22 1131
1da177e4
LT		 1132 tw32_f(MAC_MI_COM, frame_val);
1133
1134 loops = PHY_BUSY_LOOPS;
1135 while (loops != 0) {
1136 udelay(10);
1137 frame_val = tr32(MAC_MI_COM);
1138
1139 if ((frame_val & MI_COM_BUSY) == 0) {
1140 udelay(5);
1141 frame_val = tr32(MAC_MI_COM);
1142 break;
1143 }
1144 loops -= 1;
1145 }
1146
1147 ret = -EBUSY;
1148 if (loops != 0) {
1149 *val = frame_val & MI_COM_DATA_MASK;
1150 ret = 0;
1151 }
1152
1153 if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
1154 tw32_f(MAC_MI_MODE, tp->mi_mode);
1155 udelay(80);
1156 }
1157
8151ad57
MC		 1158 tg3_ape_unlock(tp, tp->phy_ape_lock);
1159
1da177e4
LT		 1160 return ret;
1161}
1162
5c358045
HM		 1163static int tg3_readphy(struct tg3 *tp, int reg, u32 *val)
1164{
1165 return __tg3_readphy(tp, tp->phy_addr, reg, val);
1166}
1167
1168static int __tg3_writephy(struct tg3 *tp, unsigned int phy_addr, int reg,
1169 u32 val)
1da177e4
LT		 1170{
1171 u32 frame_val;
1172 unsigned int loops;
1173 int ret;
1174
f07e9af3 1175 if ((tp->phy_flags & TG3_PHYFLG_IS_FET) &&
221c5637 1176 (reg == MII_CTRL1000 || reg == MII_TG3_AUX_CTRL))
b5d3772c
MC		 1177 return 0;
1178
1da177e4
LT		 1179 if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
1180 tw32_f(MAC_MI_MODE,
1181 (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
1182 udelay(80);
1183 }
1184
8151ad57
MC		 1185 tg3_ape_lock(tp, tp->phy_ape_lock);
1186
5c358045 1187 frame_val = ((phy_addr << MI_COM_PHY_ADDR_SHIFT) &
1da177e4
LT		 1188 MI_COM_PHY_ADDR_MASK);
1189 frame_val |= ((reg << MI_COM_REG_ADDR_SHIFT) &
1190 MI_COM_REG_ADDR_MASK);
1191 frame_val |= (val & MI_COM_DATA_MASK);
1192 frame_val |= (MI_COM_CMD_WRITE | MI_COM_START);
6aa20a22 1193
1da177e4
LT		 1194 tw32_f(MAC_MI_COM, frame_val);
1195
1196 loops = PHY_BUSY_LOOPS;
1197 while (loops != 0) {
1198 udelay(10);
1199 frame_val = tr32(MAC_MI_COM);
1200 if ((frame_val & MI_COM_BUSY) == 0) {
1201 udelay(5);
1202 frame_val = tr32(MAC_MI_COM);
1203 break;
1204 }
1205 loops -= 1;
1206 }
1207
1208 ret = -EBUSY;
1209 if (loops != 0)
1210 ret = 0;
1211
1212 if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
1213 tw32_f(MAC_MI_MODE, tp->mi_mode);
1214 udelay(80);
1215 }
1216
8151ad57
MC		 1217 tg3_ape_unlock(tp, tp->phy_ape_lock);
1218
1da177e4
LT		 1219 return ret;
1220}
1221
5c358045
HM		 1222static int tg3_writephy(struct tg3 *tp, int reg, u32 val)
1223{
1224 return __tg3_writephy(tp, tp->phy_addr, reg, val);
1225}
1226
b0988c15
MC		 1227static int tg3_phy_cl45_write(struct tg3 *tp, u32 devad, u32 addr, u32 val)
1228{
1229 int err;
1230
1231 err = tg3_writephy(tp, MII_TG3_MMD_CTRL, devad);
1232 if (err)
1233 goto done;
1234
1235 err = tg3_writephy(tp, MII_TG3_MMD_ADDRESS, addr);
1236 if (err)
1237 goto done;
1238
1239 err = tg3_writephy(tp, MII_TG3_MMD_CTRL,
1240 MII_TG3_MMD_CTRL_DATA_NOINC | devad);
1241 if (err)
1242 goto done;
1243
1244 err = tg3_writephy(tp, MII_TG3_MMD_ADDRESS, val);
1245
1246done:
1247 return err;
1248}
1249
1250static int tg3_phy_cl45_read(struct tg3 *tp, u32 devad, u32 addr, u32 *val)
1251{
1252 int err;
1253
1254 err = tg3_writephy(tp, MII_TG3_MMD_CTRL, devad);
1255 if (err)
1256 goto done;
1257
1258 err = tg3_writephy(tp, MII_TG3_MMD_ADDRESS, addr);
1259 if (err)
1260 goto done;
1261
1262 err = tg3_writephy(tp, MII_TG3_MMD_CTRL,
1263 MII_TG3_MMD_CTRL_DATA_NOINC | devad);
1264 if (err)
1265 goto done;
1266
1267 err = tg3_readphy(tp, MII_TG3_MMD_ADDRESS, val);
1268
1269done:
1270 return err;
1271}
1272
1273static int tg3_phydsp_read(struct tg3 *tp, u32 reg, u32 *val)
1274{
1275 int err;
1276
1277 err = tg3_writephy(tp, MII_TG3_DSP_ADDRESS, reg);
1278 if (!err)
1279 err = tg3_readphy(tp, MII_TG3_DSP_RW_PORT, val);
1280
1281 return err;
1282}
1283
1284static int tg3_phydsp_write(struct tg3 *tp, u32 reg, u32 val)
1285{
1286 int err;
1287
1288 err = tg3_writephy(tp, MII_TG3_DSP_ADDRESS, reg);
1289 if (!err)
1290 err = tg3_writephy(tp, MII_TG3_DSP_RW_PORT, val);
1291
1292 return err;
1293}
1294
15ee95c3
MC		 1295static int tg3_phy_auxctl_read(struct tg3 *tp, int reg, u32 *val)
1296{
1297 int err;
1298
1299 err = tg3_writephy(tp, MII_TG3_AUX_CTRL,
1300 (reg << MII_TG3_AUXCTL_MISC_RDSEL_SHIFT) |
1301 MII_TG3_AUXCTL_SHDWSEL_MISC);
1302 if (!err)
1303 err = tg3_readphy(tp, MII_TG3_AUX_CTRL, val);
1304
1305 return err;
1306}
1307
b4bd2929
MC		 1308static int tg3_phy_auxctl_write(struct tg3 *tp, int reg, u32 set)
1309{
1310 if (reg == MII_TG3_AUXCTL_SHDWSEL_MISC)
1311 set |= MII_TG3_AUXCTL_MISC_WREN;
1312
1313 return tg3_writephy(tp, MII_TG3_AUX_CTRL, set | reg);
1314}
1315
daf3ec68
NNS		 1316static int tg3_phy_toggle_auxctl_smdsp(struct tg3 *tp, bool enable)
1317{
1318 u32 val;
1319 int err;
1d36ba45 1320
daf3ec68 1321 err = tg3_phy_auxctl_read(tp, MII_TG3_AUXCTL_SHDWSEL_AUXCTL, &val);
1d36ba45 1322
daf3ec68
NNS		 1323 if (err)
1324 return err;
daf3ec68 1325
7c10ee32 1326 if (enable)
daf3ec68
NNS		 1327 val |= MII_TG3_AUXCTL_ACTL_SMDSP_ENA;
1328 else
1329 val &= ~MII_TG3_AUXCTL_ACTL_SMDSP_ENA;
1330
1331 err = tg3_phy_auxctl_write((tp), MII_TG3_AUXCTL_SHDWSEL_AUXCTL,
1332 val | MII_TG3_AUXCTL_ACTL_TX_6DB);
1333
1334 return err;
1335}
1d36ba45 1336
3ab71071
NS		 1337static int tg3_phy_shdw_write(struct tg3 *tp, int reg, u32 val)
1338{
1339 return tg3_writephy(tp, MII_TG3_MISC_SHDW,
1340 reg | val | MII_TG3_MISC_SHDW_WREN);
1341}
1342
95e2869a
MC		 1343static int tg3_bmcr_reset(struct tg3 *tp)
1344{
1345 u32 phy_control;
1346 int limit, err;
1347
1348 /* OK, reset it, and poll the BMCR_RESET bit until it
1349 * clears or we time out.
1350 */
1351 phy_control = BMCR_RESET;
1352 err = tg3_writephy(tp, MII_BMCR, phy_control);
1353 if (err != 0)
1354 return -EBUSY;
1355
1356 limit = 5000;
1357 while (limit--) {
1358 err = tg3_readphy(tp, MII_BMCR, &phy_control);
1359 if (err != 0)
1360 return -EBUSY;
1361
1362 if ((phy_control & BMCR_RESET) == 0) {
1363 udelay(40);
1364 break;
1365 }
1366 udelay(10);
1367 }
d4675b52 1368 if (limit < 0)
95e2869a
MC		 1369 return -EBUSY;
1370
1371 return 0;
1372}
1373
158d7abd
MC		 1374static int tg3_mdio_read(struct mii_bus *bp, int mii_id, int reg)
1375{
3d16543d 1376 struct tg3 *tp = bp->priv;
158d7abd
MC		 1377 u32 val;
1378
24bb4fb6 1379 spin_lock_bh(&tp->lock);
158d7abd 1380
ead2402c 1381 if (__tg3_readphy(tp, mii_id, reg, &val))
24bb4fb6
MC		 1382 val = -EIO;
1383
1384 spin_unlock_bh(&tp->lock);
158d7abd
MC		 1385
1386 return val;
1387}
1388
1389static int tg3_mdio_write(struct mii_bus *bp, int mii_id, int reg, u16 val)
1390{
3d16543d 1391 struct tg3 *tp = bp->priv;
24bb4fb6 1392 u32 ret = 0;
158d7abd 1393
24bb4fb6 1394 spin_lock_bh(&tp->lock);
158d7abd 1395
ead2402c 1396 if (__tg3_writephy(tp, mii_id, reg, val))
24bb4fb6 1397 ret = -EIO;
158d7abd 1398
24bb4fb6
MC		 1399 spin_unlock_bh(&tp->lock);
1400
1401 return ret;
158d7abd
MC		 1402}
1403
9c61d6bc 1404static void tg3_mdio_config_5785(struct tg3 *tp)
a9daf367
MC		 1405{
1406 u32 val;
fcb389df 1407 struct phy_device *phydev;
a9daf367 1408
ead2402c 1409 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
fcb389df 1410 switch (phydev->drv->phy_id & phydev->drv->phy_id_mask) {
6a443a0f
MC		 1411 case PHY_ID_BCM50610:
1412 case PHY_ID_BCM50610M:
fcb389df
MC		 1413 val = MAC_PHYCFG2_50610_LED_MODES;
1414 break;
6a443a0f 1415 case PHY_ID_BCMAC131:
fcb389df
MC		 1416 val = MAC_PHYCFG2_AC131_LED_MODES;
1417 break;
6a443a0f 1418 case PHY_ID_RTL8211C:
fcb389df
MC		 1419 val = MAC_PHYCFG2_RTL8211C_LED_MODES;
1420 break;
6a443a0f 1421 case PHY_ID_RTL8201E:
fcb389df
MC		 1422 val = MAC_PHYCFG2_RTL8201E_LED_MODES;
1423 break;
1424 default:
a9daf367 1425 return;
fcb389df
MC		 1426 }
1427
1428 if (phydev->interface != PHY_INTERFACE_MODE_RGMII) {
1429 tw32(MAC_PHYCFG2, val);
1430
1431 val = tr32(MAC_PHYCFG1);
bb85fbb6
MC		 1432 val &= ~(MAC_PHYCFG1_RGMII_INT |
1433 MAC_PHYCFG1_RXCLK_TO_MASK | MAC_PHYCFG1_TXCLK_TO_MASK);
1434 val |= MAC_PHYCFG1_RXCLK_TIMEOUT | MAC_PHYCFG1_TXCLK_TIMEOUT;
fcb389df
MC		 1435 tw32(MAC_PHYCFG1, val);
1436
1437 return;
1438 }
1439
63c3a66f 1440 if (!tg3_flag(tp, RGMII_INBAND_DISABLE))
fcb389df
MC		 1441 val |= MAC_PHYCFG2_EMODE_MASK_MASK |
1442 MAC_PHYCFG2_FMODE_MASK_MASK |
1443 MAC_PHYCFG2_GMODE_MASK_MASK |
1444 MAC_PHYCFG2_ACT_MASK_MASK |
1445 MAC_PHYCFG2_QUAL_MASK_MASK |
1446 MAC_PHYCFG2_INBAND_ENABLE;
1447
1448 tw32(MAC_PHYCFG2, val);
a9daf367 1449
bb85fbb6
MC		 1450 val = tr32(MAC_PHYCFG1);
1451 val &= ~(MAC_PHYCFG1_RXCLK_TO_MASK | MAC_PHYCFG1_TXCLK_TO_MASK |
1452 MAC_PHYCFG1_RGMII_EXT_RX_DEC | MAC_PHYCFG1_RGMII_SND_STAT_EN);
63c3a66f
JP		 1453 if (!tg3_flag(tp, RGMII_INBAND_DISABLE)) {
1454 if (tg3_flag(tp, RGMII_EXT_IBND_RX_EN))
a9daf367 1455 val |= MAC_PHYCFG1_RGMII_EXT_RX_DEC;
63c3a66f 1456 if (tg3_flag(tp, RGMII_EXT_IBND_TX_EN))
a9daf367
MC		 1457 val |= MAC_PHYCFG1_RGMII_SND_STAT_EN;
1458 }
bb85fbb6
MC		 1459 val |= MAC_PHYCFG1_RXCLK_TIMEOUT | MAC_PHYCFG1_TXCLK_TIMEOUT |
1460 MAC_PHYCFG1_RGMII_INT | MAC_PHYCFG1_TXC_DRV;
1461 tw32(MAC_PHYCFG1, val);
a9daf367 1462
a9daf367
MC		 1463 val = tr32(MAC_EXT_RGMII_MODE);
1464 val &= ~(MAC_RGMII_MODE_RX_INT_B |
1465 MAC_RGMII_MODE_RX_QUALITY |
1466 MAC_RGMII_MODE_RX_ACTIVITY |
1467 MAC_RGMII_MODE_RX_ENG_DET |
1468 MAC_RGMII_MODE_TX_ENABLE |
1469 MAC_RGMII_MODE_TX_LOWPWR |
1470 MAC_RGMII_MODE_TX_RESET);
63c3a66f
JP		 1471 if (!tg3_flag(tp, RGMII_INBAND_DISABLE)) {
1472 if (tg3_flag(tp, RGMII_EXT_IBND_RX_EN))
a9daf367
MC		 1473 val |= MAC_RGMII_MODE_RX_INT_B |
1474 MAC_RGMII_MODE_RX_QUALITY |
1475 MAC_RGMII_MODE_RX_ACTIVITY |
1476 MAC_RGMII_MODE_RX_ENG_DET;
63c3a66f 1477 if (tg3_flag(tp, RGMII_EXT_IBND_TX_EN))
a9daf367
MC		 1478 val |= MAC_RGMII_MODE_TX_ENABLE |
1479 MAC_RGMII_MODE_TX_LOWPWR |
1480 MAC_RGMII_MODE_TX_RESET;
1481 }
1482 tw32(MAC_EXT_RGMII_MODE, val);
1483}
1484
158d7abd
MC		 1485static void tg3_mdio_start(struct tg3 *tp)
1486{
158d7abd
MC		 1487 tp->mi_mode &= ~MAC_MI_MODE_AUTO_POLL;
1488 tw32_f(MAC_MI_MODE, tp->mi_mode);
1489 udelay(80);
a9daf367 1490
63c3a66f 1491 if (tg3_flag(tp, MDIOBUS_INITED) &&
4153577a 1492 tg3_asic_rev(tp) == ASIC_REV_5785)
9ea4818d
MC		 1493 tg3_mdio_config_5785(tp);
1494}
1495
1496static int tg3_mdio_init(struct tg3 *tp)
1497{
1498 int i;
1499 u32 reg;
1500 struct phy_device *phydev;
1501
63c3a66f 1502 if (tg3_flag(tp, 5717_PLUS)) {
9c7df915 1503 u32 is_serdes;
882e9793 1504
69f11c99 1505 tp->phy_addr = tp->pci_fn + 1;
882e9793 1506
4153577a 1507 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5717_A0)
d1ec96af
MC		 1508 is_serdes = tr32(SG_DIG_STATUS) & SG_DIG_IS_SERDES;
1509 else
1510 is_serdes = tr32(TG3_CPMU_PHY_STRAP) &
1511 TG3_CPMU_PHY_STRAP_IS_SERDES;
882e9793
MC		 1512 if (is_serdes)
1513 tp->phy_addr += 7;
ee002b64
HM		 1514 } else if (tg3_flag(tp, IS_SSB_CORE) && tg3_flag(tp, ROBOSWITCH)) {
1515 int addr;
1516
1517 addr = ssb_gige_get_phyaddr(tp->pdev);
1518 if (addr < 0)
1519 return addr;
1520 tp->phy_addr = addr;
882e9793 1521 } else
3f0e3ad7 1522 tp->phy_addr = TG3_PHY_MII_ADDR;
882e9793 1523
158d7abd
MC		 1524 tg3_mdio_start(tp);
1525
63c3a66f 1526 if (!tg3_flag(tp, USE_PHYLIB) || tg3_flag(tp, MDIOBUS_INITED))
158d7abd
MC		 1527 return 0;
1528
298cf9be
LB		 1529 tp->mdio_bus = mdiobus_alloc();
1530 if (tp->mdio_bus == NULL)
1531 return -ENOMEM;
158d7abd 1532
298cf9be
LB		 1533 tp->mdio_bus->name = "tg3 mdio bus";
1534 snprintf(tp->mdio_bus->id, MII_BUS_ID_SIZE, "%x",
158d7abd 1535 (tp->pdev->bus->number << 8) | tp->pdev->devfn);
298cf9be
LB		 1536 tp->mdio_bus->priv = tp;
1537 tp->mdio_bus->parent = &tp->pdev->dev;
1538 tp->mdio_bus->read = &tg3_mdio_read;
1539 tp->mdio_bus->write = &tg3_mdio_write;
ead2402c 1540 tp->mdio_bus->phy_mask = ~(1 << tp->phy_addr);
298cf9be 1541 tp->mdio_bus->irq = &tp->mdio_irq[0];
158d7abd
MC		 1542
1543 for (i = 0; i < PHY_MAX_ADDR; i++)
298cf9be 1544 tp->mdio_bus->irq[i] = PHY_POLL;
158d7abd
MC		 1545
1546 /* The bus registration will look for all the PHYs on the mdio bus.
1547 * Unfortunately, it does not ensure the PHY is powered up before
1548 * accessing the PHY ID registers. A chip reset is the
1549 * quickest way to bring the device back to an operational state..
1550 */
1551 if (tg3_readphy(tp, MII_BMCR, &reg) || (reg & BMCR_PDOWN))
1552 tg3_bmcr_reset(tp);
1553
298cf9be 1554 i = mdiobus_register(tp->mdio_bus);
a9daf367 1555 if (i) {
ab96b241 1556 dev_warn(&tp->pdev->dev, "mdiobus_reg failed (0x%x)\n", i);
9c61d6bc 1557 mdiobus_free(tp->mdio_bus);
a9daf367
MC		 1558 return i;
1559 }
158d7abd 1560
ead2402c 1561 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
a9daf367 1562
9c61d6bc 1563 if (!phydev || !phydev->drv) {
ab96b241 1564 dev_warn(&tp->pdev->dev, "No PHY devices\n");
9c61d6bc
MC		 1565 mdiobus_unregister(tp->mdio_bus);
1566 mdiobus_free(tp->mdio_bus);
1567 return -ENODEV;
1568 }
1569
1570 switch (phydev->drv->phy_id & phydev->drv->phy_id_mask) {
6a443a0f 1571 case PHY_ID_BCM57780:
321d32a0 1572 phydev->interface = PHY_INTERFACE_MODE_GMII;
c704dc23 1573 phydev->dev_flags |= PHY_BRCM_AUTO_PWRDWN_ENABLE;
321d32a0 1574 break;
6a443a0f
MC		 1575 case PHY_ID_BCM50610:
1576 case PHY_ID_BCM50610M:
32e5a8d6 1577 phydev->dev_flags |= PHY_BRCM_CLEAR_RGMII_MODE |
c704dc23 1578 PHY_BRCM_RX_REFCLK_UNUSED |
52fae083 1579 PHY_BRCM_DIS_TXCRXC_NOENRGY |
c704dc23 1580 PHY_BRCM_AUTO_PWRDWN_ENABLE;
63c3a66f 1581 if (tg3_flag(tp, RGMII_INBAND_DISABLE))
a9daf367 1582 phydev->dev_flags |= PHY_BRCM_STD_IBND_DISABLE;
63c3a66f 1583 if (tg3_flag(tp, RGMII_EXT_IBND_RX_EN))
a9daf367 1584 phydev->dev_flags |= PHY_BRCM_EXT_IBND_RX_ENABLE;
63c3a66f 1585 if (tg3_flag(tp, RGMII_EXT_IBND_TX_EN))
a9daf367 1586 phydev->dev_flags |= PHY_BRCM_EXT_IBND_TX_ENABLE;
fcb389df 1587 /* fallthru */
6a443a0f 1588 case PHY_ID_RTL8211C:
fcb389df 1589 phydev->interface = PHY_INTERFACE_MODE_RGMII;
a9daf367 1590 break;
6a443a0f
MC		 1591 case PHY_ID_RTL8201E:
1592 case PHY_ID_BCMAC131:
a9daf367 1593 phydev->interface = PHY_INTERFACE_MODE_MII;
cdd4e09d 1594 phydev->dev_flags |= PHY_BRCM_AUTO_PWRDWN_ENABLE;
f07e9af3 1595 tp->phy_flags |= TG3_PHYFLG_IS_FET;
a9daf367
MC		 1596 break;
1597 }
1598
63c3a66f 1599 tg3_flag_set(tp, MDIOBUS_INITED);
9c61d6bc 1600
4153577a 1601 if (tg3_asic_rev(tp) == ASIC_REV_5785)
9c61d6bc 1602 tg3_mdio_config_5785(tp);
a9daf367
MC		 1603
1604 return 0;
158d7abd
MC		 1605}
1606
1607static void tg3_mdio_fini(struct tg3 *tp)
1608{
63c3a66f
JP		 1609 if (tg3_flag(tp, MDIOBUS_INITED)) {
1610 tg3_flag_clear(tp, MDIOBUS_INITED);
298cf9be
LB		 1611 mdiobus_unregister(tp->mdio_bus);
1612 mdiobus_free(tp->mdio_bus);
158d7abd
MC		 1613 }
1614}
1615
4ba526ce
MC		 1616/* tp->lock is held. */
1617static inline void tg3_generate_fw_event(struct tg3 *tp)
1618{
1619 u32 val;
1620
1621 val = tr32(GRC_RX_CPU_EVENT);
1622 val |= GRC_RX_CPU_DRIVER_EVENT;
1623 tw32_f(GRC_RX_CPU_EVENT, val);
1624
1625 tp->last_event_jiffies = jiffies;
1626}
1627
1628#define TG3_FW_EVENT_TIMEOUT_USEC 2500
1629
95e2869a
MC		 1630/* tp->lock is held. */
1631static void tg3_wait_for_event_ack(struct tg3 *tp)
1632{
1633 int i;
4ba526ce
MC		 1634 unsigned int delay_cnt;
1635 long time_remain;
1636
1637 /* If enough time has passed, no wait is necessary. */
1638 time_remain = (long)(tp->last_event_jiffies + 1 +
1639 usecs_to_jiffies(TG3_FW_EVENT_TIMEOUT_USEC)) -
1640 (long)jiffies;
1641 if (time_remain < 0)
1642 return;
1643
1644 /* Check if we can shorten the wait time. */
1645 delay_cnt = jiffies_to_usecs(time_remain);
1646 if (delay_cnt > TG3_FW_EVENT_TIMEOUT_USEC)
1647 delay_cnt = TG3_FW_EVENT_TIMEOUT_USEC;
1648 delay_cnt = (delay_cnt >> 3) + 1;
95e2869a 1649
4ba526ce 1650 for (i = 0; i < delay_cnt; i++) {
95e2869a
MC		 1651 if (!(tr32(GRC_RX_CPU_EVENT) & GRC_RX_CPU_DRIVER_EVENT))
1652 break;
6d446ec3
GS		 1653 if (pci_channel_offline(tp->pdev))
1654 break;
1655
4ba526ce 1656 udelay(8);
95e2869a
MC		 1657 }
1658}
1659
1660/* tp->lock is held. */
b28f389d 1661static void tg3_phy_gather_ump_data(struct tg3 *tp, u32 *data)
95e2869a 1662{
b28f389d 1663 u32 reg, val;
95e2869a
MC		 1664
1665 val = 0;
1666 if (!tg3_readphy(tp, MII_BMCR, &reg))
1667 val = reg << 16;
1668 if (!tg3_readphy(tp, MII_BMSR, &reg))
1669 val |= (reg & 0xffff);
b28f389d 1670 *data++ = val;
95e2869a
MC		 1671
1672 val = 0;
1673 if (!tg3_readphy(tp, MII_ADVERTISE, &reg))
1674 val = reg << 16;
1675 if (!tg3_readphy(tp, MII_LPA, &reg))
1676 val |= (reg & 0xffff);
b28f389d 1677 *data++ = val;
95e2869a
MC		 1678
1679 val = 0;
f07e9af3 1680 if (!(tp->phy_flags & TG3_PHYFLG_MII_SERDES)) {
95e2869a
MC		 1681 if (!tg3_readphy(tp, MII_CTRL1000, &reg))
1682 val = reg << 16;
1683 if (!tg3_readphy(tp, MII_STAT1000, &reg))
1684 val |= (reg & 0xffff);
1685 }
b28f389d 1686 *data++ = val;
95e2869a
MC		 1687
1688 if (!tg3_readphy(tp, MII_PHYADDR, &reg))
1689 val = reg << 16;
1690 else
1691 val = 0;
b28f389d
MC		 1692 *data++ = val;
1693}
1694
1695/* tp->lock is held. */
1696static void tg3_ump_link_report(struct tg3 *tp)
1697{
1698 u32 data[4];
1699
1700 if (!tg3_flag(tp, 5780_CLASS) || !tg3_flag(tp, ENABLE_ASF))
1701 return;
1702
1703 tg3_phy_gather_ump_data(tp, data);
1704
1705 tg3_wait_for_event_ack(tp);
1706
1707 tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_LINK_UPDATE);
1708 tg3_write_mem(tp, NIC_SRAM_FW_CMD_LEN_MBOX, 14);
1709 tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 0x0, data[0]);
1710 tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 0x4, data[1]);
1711 tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 0x8, data[2]);
1712 tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX + 0xc, data[3]);
95e2869a 1713
4ba526ce 1714 tg3_generate_fw_event(tp);
95e2869a
MC		 1715}
1716
8d5a89b3
MC		 1717/* tp->lock is held. */
1718static void tg3_stop_fw(struct tg3 *tp)
1719{
1720 if (tg3_flag(tp, ENABLE_ASF) && !tg3_flag(tp, ENABLE_APE)) {
1721 /* Wait for RX cpu to ACK the previous event. */
1722 tg3_wait_for_event_ack(tp);
1723
1724 tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX, FWCMD_NICDRV_PAUSE_FW);
1725
1726 tg3_generate_fw_event(tp);
1727
1728 /* Wait for RX cpu to ACK this event. */
1729 tg3_wait_for_event_ack(tp);
1730 }
1731}
1732
fd6d3f0e
MC		 1733/* tp->lock is held. */
1734static void tg3_write_sig_pre_reset(struct tg3 *tp, int kind)
1735{
1736 tg3_write_mem(tp, NIC_SRAM_FIRMWARE_MBOX,
1737 NIC_SRAM_FIRMWARE_MBOX_MAGIC1);
1738
1739 if (tg3_flag(tp, ASF_NEW_HANDSHAKE)) {
1740 switch (kind) {
1741 case RESET_KIND_INIT:
1742 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1743 DRV_STATE_START);
1744 break;
1745
1746 case RESET_KIND_SHUTDOWN:
1747 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1748 DRV_STATE_UNLOAD);
1749 break;
1750
1751 case RESET_KIND_SUSPEND:
1752 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1753 DRV_STATE_SUSPEND);
1754 break;
1755
1756 default:
1757 break;
1758 }
1759 }
fd6d3f0e
MC		 1760}
1761
1762/* tp->lock is held. */
1763static void tg3_write_sig_post_reset(struct tg3 *tp, int kind)
1764{
1765 if (tg3_flag(tp, ASF_NEW_HANDSHAKE)) {
1766 switch (kind) {
1767 case RESET_KIND_INIT:
1768 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1769 DRV_STATE_START_DONE);
1770 break;
1771
1772 case RESET_KIND_SHUTDOWN:
1773 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1774 DRV_STATE_UNLOAD_DONE);
1775 break;
1776
1777 default:
1778 break;
1779 }
1780 }
fd6d3f0e
MC		 1781}
1782
1783/* tp->lock is held. */
1784static void tg3_write_sig_legacy(struct tg3 *tp, int kind)
1785{
1786 if (tg3_flag(tp, ENABLE_ASF)) {
1787 switch (kind) {
1788 case RESET_KIND_INIT:
1789 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1790 DRV_STATE_START);
1791 break;
1792
1793 case RESET_KIND_SHUTDOWN:
1794 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1795 DRV_STATE_UNLOAD);
1796 break;
1797
1798 case RESET_KIND_SUSPEND:
1799 tg3_write_mem(tp, NIC_SRAM_FW_DRV_STATE_MBOX,
1800 DRV_STATE_SUSPEND);
1801 break;
1802
1803 default:
1804 break;
1805 }
1806 }
1807}
1808
1809static int tg3_poll_fw(struct tg3 *tp)
1810{
1811 int i;
1812 u32 val;
1813
df465abf
NS		 1814 if (tg3_flag(tp, NO_FWARE_REPORTED))
1815 return 0;
1816
7e6c63f0
HM		 1817 if (tg3_flag(tp, IS_SSB_CORE)) {
1818 /* We don't use firmware. */
1819 return 0;
1820 }
1821
4153577a 1822 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
fd6d3f0e
MC		 1823 /* Wait up to 20ms for init done. */
1824 for (i = 0; i < 200; i++) {
1825 if (tr32(VCPU_STATUS) & VCPU_STATUS_INIT_DONE)
1826 return 0;
6d446ec3
GS		 1827 if (pci_channel_offline(tp->pdev))
1828 return -ENODEV;
1829
fd6d3f0e
MC		 1830 udelay(100);
1831 }
1832 return -ENODEV;
1833 }
1834
1835 /* Wait for firmware initialization to complete. */
1836 for (i = 0; i < 100000; i++) {
1837 tg3_read_mem(tp, NIC_SRAM_FIRMWARE_MBOX, &val);
1838 if (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
1839 break;
6d446ec3
GS		 1840 if (pci_channel_offline(tp->pdev)) {
1841 if (!tg3_flag(tp, NO_FWARE_REPORTED)) {
1842 tg3_flag_set(tp, NO_FWARE_REPORTED);
1843 netdev_info(tp->dev, "No firmware running\n");
1844 }
1845
1846 break;
1847 }
1848
fd6d3f0e
MC		 1849 udelay(10);
1850 }
1851
1852 /* Chip might not be fitted with firmware. Some Sun onboard
1853 * parts are configured like that. So don't signal the timeout
1854 * of the above loop as an error, but do report the lack of
1855 * running firmware once.
1856 */
1857 if (i >= 100000 && !tg3_flag(tp, NO_FWARE_REPORTED)) {
1858 tg3_flag_set(tp, NO_FWARE_REPORTED);
1859
1860 netdev_info(tp->dev, "No firmware running\n");
1861 }
1862
4153577a 1863 if (tg3_chip_rev_id(tp) == CHIPREV_ID_57765_A0) {
fd6d3f0e
MC		 1864 /* The 57765 A0 needs a little more
1865 * time to do some important work.
1866 */
1867 mdelay(10);
1868 }
1869
1870 return 0;
1871}
1872
95e2869a
MC		 1873static void tg3_link_report(struct tg3 *tp)
1874{
1875 if (!netif_carrier_ok(tp->dev)) {
05dbe005 1876 netif_info(tp, link, tp->dev, "Link is down\n");
95e2869a
MC		 1877 tg3_ump_link_report(tp);
1878 } else if (netif_msg_link(tp)) {
05dbe005
JP		 1879 netdev_info(tp->dev, "Link is up at %d Mbps, %s duplex\n",
1880 (tp->link_config.active_speed == SPEED_1000 ?
1881 1000 :
1882 (tp->link_config.active_speed == SPEED_100 ?
1883 100 : 10)),
1884 (tp->link_config.active_duplex == DUPLEX_FULL ?
1885 "full" : "half"));
1886
1887 netdev_info(tp->dev, "Flow control is %s for TX and %s for RX\n",
1888 (tp->link_config.active_flowctrl & FLOW_CTRL_TX) ?
1889 "on" : "off",
1890 (tp->link_config.active_flowctrl & FLOW_CTRL_RX) ?
1891 "on" : "off");
47007831
MC		 1892
1893 if (tp->phy_flags & TG3_PHYFLG_EEE_CAP)
1894 netdev_info(tp->dev, "EEE is %s\n",
1895 tp->setlpicnt ? "enabled" : "disabled");
1896
95e2869a
MC		 1897 tg3_ump_link_report(tp);
1898 }
84421b99
NS		 1899
1900 tp->link_up = netif_carrier_ok(tp->dev);
95e2869a
MC		 1901}
1902
fdad8de4
NS		 1903static u32 tg3_decode_flowctrl_1000T(u32 adv)
1904{
1905 u32 flowctrl = 0;
1906
1907 if (adv & ADVERTISE_PAUSE_CAP) {
1908 flowctrl |= FLOW_CTRL_RX;
1909 if (!(adv & ADVERTISE_PAUSE_ASYM))
1910 flowctrl |= FLOW_CTRL_TX;
1911 } else if (adv & ADVERTISE_PAUSE_ASYM)
1912 flowctrl |= FLOW_CTRL_TX;
1913
1914 return flowctrl;
1915}
1916
95e2869a
MC		 1917static u16 tg3_advert_flowctrl_1000X(u8 flow_ctrl)
1918{
1919 u16 miireg;
1920
e18ce346 1921 if ((flow_ctrl & FLOW_CTRL_TX) && (flow_ctrl & FLOW_CTRL_RX))
95e2869a 1922 miireg = ADVERTISE_1000XPAUSE;
e18ce346 1923 else if (flow_ctrl & FLOW_CTRL_TX)
95e2869a 1924 miireg = ADVERTISE_1000XPSE_ASYM;
e18ce346 1925 else if (flow_ctrl & FLOW_CTRL_RX)
95e2869a
MC		 1926 miireg = ADVERTISE_1000XPAUSE | ADVERTISE_1000XPSE_ASYM;
1927 else
1928 miireg = 0;
1929
1930 return miireg;
1931}
1932
fdad8de4
NS		 1933static u32 tg3_decode_flowctrl_1000X(u32 adv)
1934{
1935 u32 flowctrl = 0;
1936
1937 if (adv & ADVERTISE_1000XPAUSE) {
1938 flowctrl |= FLOW_CTRL_RX;
1939 if (!(adv & ADVERTISE_1000XPSE_ASYM))
1940 flowctrl |= FLOW_CTRL_TX;
1941 } else if (adv & ADVERTISE_1000XPSE_ASYM)
1942 flowctrl |= FLOW_CTRL_TX;
1943
1944 return flowctrl;
1945}
1946
95e2869a
MC		 1947static u8 tg3_resolve_flowctrl_1000X(u16 lcladv, u16 rmtadv)
1948{
1949 u8 cap = 0;
1950
f3791cdf
MC		 1951 if (lcladv & rmtadv & ADVERTISE_1000XPAUSE) {
1952 cap = FLOW_CTRL_TX | FLOW_CTRL_RX;
1953 } else if (lcladv & rmtadv & ADVERTISE_1000XPSE_ASYM) {
1954 if (lcladv & ADVERTISE_1000XPAUSE)
1955 cap = FLOW_CTRL_RX;
1956 if (rmtadv & ADVERTISE_1000XPAUSE)
e18ce346 1957 cap = FLOW_CTRL_TX;
95e2869a
MC		 1958 }
1959
1960 return cap;
1961}
1962
f51f3562 1963static void tg3_setup_flow_control(struct tg3 *tp, u32 lcladv, u32 rmtadv)
95e2869a 1964{
b02fd9e3 1965 u8 autoneg;
f51f3562 1966 u8 flowctrl = 0;
95e2869a
MC		 1967 u32 old_rx_mode = tp->rx_mode;
1968 u32 old_tx_mode = tp->tx_mode;
1969
63c3a66f 1970 if (tg3_flag(tp, USE_PHYLIB))
ead2402c 1971 autoneg = tp->mdio_bus->phy_map[tp->phy_addr]->autoneg;
b02fd9e3
MC		 1972 else
1973 autoneg = tp->link_config.autoneg;
1974
63c3a66f 1975 if (autoneg == AUTONEG_ENABLE && tg3_flag(tp, PAUSE_AUTONEG)) {
f07e9af3 1976 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES)
f51f3562 1977 flowctrl = tg3_resolve_flowctrl_1000X(lcladv, rmtadv);
95e2869a 1978 else
bc02ff95 1979 flowctrl = mii_resolve_flowctrl_fdx(lcladv, rmtadv);
f51f3562
MC		 1980 } else
1981 flowctrl = tp->link_config.flowctrl;
95e2869a 1982
f51f3562 1983 tp->link_config.active_flowctrl = flowctrl;
95e2869a 1984
e18ce346 1985 if (flowctrl & FLOW_CTRL_RX)
95e2869a
MC		 1986 tp->rx_mode |= RX_MODE_FLOW_CTRL_ENABLE;
1987 else
1988 tp->rx_mode &= ~RX_MODE_FLOW_CTRL_ENABLE;
1989
f51f3562 1990 if (old_rx_mode != tp->rx_mode)
95e2869a 1991 tw32_f(MAC_RX_MODE, tp->rx_mode);
95e2869a 1992
e18ce346 1993 if (flowctrl & FLOW_CTRL_TX)
95e2869a
MC		 1994 tp->tx_mode |= TX_MODE_FLOW_CTRL_ENABLE;
1995 else
1996 tp->tx_mode &= ~TX_MODE_FLOW_CTRL_ENABLE;
1997
f51f3562 1998 if (old_tx_mode != tp->tx_mode)
95e2869a 1999 tw32_f(MAC_TX_MODE, tp->tx_mode);
95e2869a
MC		 2000}
2001
b02fd9e3
MC		 2002static void tg3_adjust_link(struct net_device *dev)
2003{
2004 u8 oldflowctrl, linkmesg = 0;
2005 u32 mac_mode, lcl_adv, rmt_adv;
2006 struct tg3 *tp = netdev_priv(dev);
ead2402c 2007 struct phy_device *phydev = tp->mdio_bus->phy_map[tp->phy_addr];
b02fd9e3 2008
24bb4fb6 2009 spin_lock_bh(&tp->lock);
b02fd9e3
MC		 2010
2011 mac_mode = tp->mac_mode & ~(MAC_MODE_PORT_MODE_MASK |
2012 MAC_MODE_HALF_DUPLEX);
2013
2014 oldflowctrl = tp->link_config.active_flowctrl;
2015
2016 if (phydev->link) {
2017 lcl_adv = 0;
2018 rmt_adv = 0;
2019
2020 if (phydev->speed == SPEED_100 || phydev->speed == SPEED_10)
2021 mac_mode |= MAC_MODE_PORT_MODE_MII;
c3df0748 2022 else if (phydev->speed == SPEED_1000 ||
4153577a 2023 tg3_asic_rev(tp) != ASIC_REV_5785)
b02fd9e3 2024 mac_mode |= MAC_MODE_PORT_MODE_GMII;
c3df0748
MC		 2025 else
2026 mac_mode |= MAC_MODE_PORT_MODE_MII;
b02fd9e3
MC		 2027
2028 if (phydev->duplex == DUPLEX_HALF)
2029 mac_mode |= MAC_MODE_HALF_DUPLEX;
2030 else {
f88788f0 2031 lcl_adv = mii_advertise_flowctrl(
b02fd9e3
MC		 2032 tp->link_config.flowctrl);
2033
2034 if (phydev->pause)
2035 rmt_adv = LPA_PAUSE_CAP;
2036 if (phydev->asym_pause)
2037 rmt_adv |= LPA_PAUSE_ASYM;
2038 }
2039
2040 tg3_setup_flow_control(tp, lcl_adv, rmt_adv);
2041 } else
2042 mac_mode |= MAC_MODE_PORT_MODE_GMII;
2043
2044 if (mac_mode != tp->mac_mode) {
2045 tp->mac_mode = mac_mode;
2046 tw32_f(MAC_MODE, tp->mac_mode);
2047 udelay(40);
2048 }
2049
4153577a 2050 if (tg3_asic_rev(tp) == ASIC_REV_5785) {
fcb389df
MC		 2051 if (phydev->speed == SPEED_10)
2052 tw32(MAC_MI_STAT,
2053 MAC_MI_STAT_10MBPS_MODE |
2054 MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
2055 else
2056 tw32(MAC_MI_STAT, MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
2057 }
2058
b02fd9e3
MC		 2059 if (phydev->speed == SPEED_1000 && phydev->duplex == DUPLEX_HALF)
2060 tw32(MAC_TX_LENGTHS,
2061 ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
2062 (6 << TX_LENGTHS_IPG_SHIFT) |
2063 (0xff << TX_LENGTHS_SLOT_TIME_SHIFT)));
2064 else
2065 tw32(MAC_TX_LENGTHS,
2066 ((2 << TX_LENGTHS_IPG_CRS_SHIFT) |
2067 (6 << TX_LENGTHS_IPG_SHIFT) |
2068 (32 << TX_LENGTHS_SLOT_TIME_SHIFT)));
2069
34655ad6 2070 if (phydev->link != tp->old_link ||
b02fd9e3
MC		 2071 phydev->speed != tp->link_config.active_speed ||
2072 phydev->duplex != tp->link_config.active_duplex ||
2073 oldflowctrl != tp->link_config.active_flowctrl)
c6cdf436 2074 linkmesg = 1;
b02fd9e3 2075
34655ad6 2076 tp->old_link = phydev->link;
b02fd9e3
MC		 2077 tp->link_config.active_speed = phydev->speed;
2078 tp->link_config.active_duplex = phydev->duplex;
2079
24bb4fb6 2080 spin_unlock_bh(&tp->lock);
b02fd9e3
MC		 2081
2082 if (linkmesg)
2083 tg3_link_report(tp);
2084}
2085
2086static int tg3_phy_init(struct tg3 *tp)
2087{
2088 struct phy_device *phydev;
2089
f07e9af3 2090 if (tp->phy_flags & TG3_PHYFLG_IS_CONNECTED)
b02fd9e3
MC		 2091 return 0;
2092
2093 /* Bring the PHY back to a known state. */
2094 tg3_bmcr_reset(tp);
2095
ead2402c 2096 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
b02fd9e3
MC		 2097
2098 /* Attach the MAC to the PHY. */
f9a8f83b
FF		 2099 phydev = phy_connect(tp->dev, dev_name(&phydev->dev),
2100 tg3_adjust_link, phydev->interface);
b02fd9e3 2101 if (IS_ERR(phydev)) {
ab96b241 2102 dev_err(&tp->pdev->dev, "Could not attach to PHY\n");
b02fd9e3
MC		 2103 return PTR_ERR(phydev);
2104 }
2105
b02fd9e3 2106 /* Mask with MAC supported features. */
9c61d6bc
MC		 2107 switch (phydev->interface) {
2108 case PHY_INTERFACE_MODE_GMII:
2109 case PHY_INTERFACE_MODE_RGMII:
f07e9af3 2110 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
321d32a0
MC		 2111 phydev->supported &= (PHY_GBIT_FEATURES |
2112 SUPPORTED_Pause |
2113 SUPPORTED_Asym_Pause);
2114 break;
2115 }
2116 /* fallthru */
9c61d6bc
MC		 2117 case PHY_INTERFACE_MODE_MII:
2118 phydev->supported &= (PHY_BASIC_FEATURES |
2119 SUPPORTED_Pause |
2120 SUPPORTED_Asym_Pause);
2121 break;
2122 default:
ead2402c 2123 phy_disconnect(tp->mdio_bus->phy_map[tp->phy_addr]);
9c61d6bc
MC		 2124 return -EINVAL;
2125 }
2126
f07e9af3 2127 tp->phy_flags |= TG3_PHYFLG_IS_CONNECTED;
b02fd9e3
MC		 2128
2129 phydev->advertising = phydev->supported;
2130
b02fd9e3
MC		 2131 return 0;
2132}
2133
2134static void tg3_phy_start(struct tg3 *tp)
2135{
2136 struct phy_device *phydev;
2137
f07e9af3 2138 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3
MC		 2139 return;
2140
ead2402c 2141 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
b02fd9e3 2142
80096068
MC		 2143 if (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER) {
2144 tp->phy_flags &= ~TG3_PHYFLG_IS_LOW_POWER;
c6700ce2
MC		 2145 phydev->speed = tp->link_config.speed;
2146 phydev->duplex = tp->link_config.duplex;
2147 phydev->autoneg = tp->link_config.autoneg;
2148 phydev->advertising = tp->link_config.advertising;
b02fd9e3
MC		 2149 }
2150
2151 phy_start(phydev);
2152
2153 phy_start_aneg(phydev);
2154}
2155
2156static void tg3_phy_stop(struct tg3 *tp)
2157{
f07e9af3 2158 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3
MC		 2159 return;
2160
ead2402c 2161 phy_stop(tp->mdio_bus->phy_map[tp->phy_addr]);
b02fd9e3
MC		 2162}
2163
2164static void tg3_phy_fini(struct tg3 *tp)
2165{
f07e9af3 2166 if (tp->phy_flags & TG3_PHYFLG_IS_CONNECTED) {
ead2402c 2167 phy_disconnect(tp->mdio_bus->phy_map[tp->phy_addr]);
f07e9af3 2168 tp->phy_flags &= ~TG3_PHYFLG_IS_CONNECTED;
b02fd9e3
MC		 2169 }
2170}
2171
941ec90f
MC		 2172static int tg3_phy_set_extloopbk(struct tg3 *tp)
2173{
2174 int err;
2175 u32 val;
2176
2177 if (tp->phy_flags & TG3_PHYFLG_IS_FET)
2178 return 0;
2179
2180 if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5401) {
2181 /* Cannot do read-modify-write on 5401 */
2182 err = tg3_phy_auxctl_write(tp,
2183 MII_TG3_AUXCTL_SHDWSEL_AUXCTL,
2184 MII_TG3_AUXCTL_ACTL_EXTLOOPBK |
2185 0x4c20);
2186 goto done;
2187 }
2188
2189 err = tg3_phy_auxctl_read(tp,
2190 MII_TG3_AUXCTL_SHDWSEL_AUXCTL, &val);
2191 if (err)
2192 return err;
2193
2194 val |= MII_TG3_AUXCTL_ACTL_EXTLOOPBK;
2195 err = tg3_phy_auxctl_write(tp,
2196 MII_TG3_AUXCTL_SHDWSEL_AUXCTL, val);
2197
2198done:
2199 return err;
2200}
2201
7f97a4bd
MC		 2202static void tg3_phy_fet_toggle_apd(struct tg3 *tp, bool enable)
2203{
2204 u32 phytest;
2205
2206 if (!tg3_readphy(tp, MII_TG3_FET_TEST, &phytest)) {
2207 u32 phy;
2208
2209 tg3_writephy(tp, MII_TG3_FET_TEST,
2210 phytest | MII_TG3_FET_SHADOW_EN);
2211 if (!tg3_readphy(tp, MII_TG3_FET_SHDW_AUXSTAT2, &phy)) {
2212 if (enable)
2213 phy |= MII_TG3_FET_SHDW_AUXSTAT2_APD;
2214 else
2215 phy &= ~MII_TG3_FET_SHDW_AUXSTAT2_APD;
2216 tg3_writephy(tp, MII_TG3_FET_SHDW_AUXSTAT2, phy);
2217 }
2218 tg3_writephy(tp, MII_TG3_FET_TEST, phytest);
2219 }
2220}
2221
6833c043
MC		 2222static void tg3_phy_toggle_apd(struct tg3 *tp, bool enable)
2223{
2224 u32 reg;
2225
63c3a66f
JP		 2226 if (!tg3_flag(tp, 5705_PLUS) ||
2227 (tg3_flag(tp, 5717_PLUS) &&
f07e9af3 2228 (tp->phy_flags & TG3_PHYFLG_MII_SERDES)))
6833c043
MC		 2229 return;
2230
f07e9af3 2231 if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
7f97a4bd
MC		 2232 tg3_phy_fet_toggle_apd(tp, enable);
2233 return;
2234 }
2235
3ab71071 2236 reg = MII_TG3_MISC_SHDW_SCR5_LPED |
6833c043
MC		 2237 MII_TG3_MISC_SHDW_SCR5_DLPTLM |
2238 MII_TG3_MISC_SHDW_SCR5_SDTL |
2239 MII_TG3_MISC_SHDW_SCR5_C125OE;
4153577a 2240 if (tg3_asic_rev(tp) != ASIC_REV_5784 || !enable)
6833c043
MC		 2241 reg |= MII_TG3_MISC_SHDW_SCR5_DLLAPD;
2242
3ab71071 2243 tg3_phy_shdw_write(tp, MII_TG3_MISC_SHDW_SCR5_SEL, reg);
6833c043
MC		 2244
2245
3ab71071 2246 reg = MII_TG3_MISC_SHDW_APD_WKTM_84MS;
6833c043
MC		 2247 if (enable)
2248 reg |= MII_TG3_MISC_SHDW_APD_ENABLE;
2249
3ab71071 2250 tg3_phy_shdw_write(tp, MII_TG3_MISC_SHDW_APD_SEL, reg);
6833c043
MC		 2251}
2252
953c96e0 2253static void tg3_phy_toggle_automdix(struct tg3 *tp, bool enable)
9ef8ca99
MC		 2254{
2255 u32 phy;
2256
63c3a66f 2257 if (!tg3_flag(tp, 5705_PLUS) ||
f07e9af3 2258 (tp->phy_flags & TG3_PHYFLG_ANY_SERDES))
9ef8ca99
MC		 2259 return;
2260
f07e9af3 2261 if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
9ef8ca99
MC		 2262 u32 ephy;
2263
535ef6e1
MC		 2264 if (!tg3_readphy(tp, MII_TG3_FET_TEST, &ephy)) {
2265 u32 reg = MII_TG3_FET_SHDW_MISCCTRL;
2266
2267 tg3_writephy(tp, MII_TG3_FET_TEST,
2268 ephy | MII_TG3_FET_SHADOW_EN);
2269 if (!tg3_readphy(tp, reg, &phy)) {
9ef8ca99 2270 if (enable)
535ef6e1 2271 phy |= MII_TG3_FET_SHDW_MISCCTRL_MDIX;
9ef8ca99 2272 else
535ef6e1
MC		 2273 phy &= ~MII_TG3_FET_SHDW_MISCCTRL_MDIX;
2274 tg3_writephy(tp, reg, phy);
9ef8ca99 2275 }
535ef6e1 2276 tg3_writephy(tp, MII_TG3_FET_TEST, ephy);
9ef8ca99
MC		 2277 }
2278 } else {
15ee95c3
MC		 2279 int ret;
2280
2281 ret = tg3_phy_auxctl_read(tp,
2282 MII_TG3_AUXCTL_SHDWSEL_MISC, &phy);
2283 if (!ret) {
9ef8ca99
MC		 2284 if (enable)
2285 phy |= MII_TG3_AUXCTL_MISC_FORCE_AMDIX;
2286 else
2287 phy &= ~MII_TG3_AUXCTL_MISC_FORCE_AMDIX;
b4bd2929
MC		 2288 tg3_phy_auxctl_write(tp,
2289 MII_TG3_AUXCTL_SHDWSEL_MISC, phy);
9ef8ca99
MC		 2290 }
2291 }
2292}
2293
1da177e4
LT		 2294static void tg3_phy_set_wirespeed(struct tg3 *tp)
2295{
15ee95c3 2296 int ret;
1da177e4
LT		 2297 u32 val;
2298
f07e9af3 2299 if (tp->phy_flags & TG3_PHYFLG_NO_ETH_WIRE_SPEED)
1da177e4
LT		 2300 return;
2301
15ee95c3
MC		 2302 ret = tg3_phy_auxctl_read(tp, MII_TG3_AUXCTL_SHDWSEL_MISC, &val);
2303 if (!ret)
b4bd2929
MC		 2304 tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_MISC,
2305 val | MII_TG3_AUXCTL_MISC_WIRESPD_EN);
1da177e4
LT		 2306}
2307
b2a5c19c
MC		 2308static void tg3_phy_apply_otp(struct tg3 *tp)
2309{
2310 u32 otp, phy;
2311
2312 if (!tp->phy_otp)
2313 return;
2314
2315 otp = tp->phy_otp;
2316
daf3ec68 2317 if (tg3_phy_toggle_auxctl_smdsp(tp, true))
1d36ba45 2318 return;
b2a5c19c
MC		 2319
2320 phy = ((otp & TG3_OTP_AGCTGT_MASK) >> TG3_OTP_AGCTGT_SHIFT);
2321 phy |= MII_TG3_DSP_TAP1_AGCTGT_DFLT;
2322 tg3_phydsp_write(tp, MII_TG3_DSP_TAP1, phy);
2323
2324 phy = ((otp & TG3_OTP_HPFFLTR_MASK) >> TG3_OTP_HPFFLTR_SHIFT) |
2325 ((otp & TG3_OTP_HPFOVER_MASK) >> TG3_OTP_HPFOVER_SHIFT);
2326 tg3_phydsp_write(tp, MII_TG3_DSP_AADJ1CH0, phy);
2327
2328 phy = ((otp & TG3_OTP_LPFDIS_MASK) >> TG3_OTP_LPFDIS_SHIFT);
2329 phy |= MII_TG3_DSP_AADJ1CH3_ADCCKADJ;
2330 tg3_phydsp_write(tp, MII_TG3_DSP_AADJ1CH3, phy);
2331
2332 phy = ((otp & TG3_OTP_VDAC_MASK) >> TG3_OTP_VDAC_SHIFT);
2333 tg3_phydsp_write(tp, MII_TG3_DSP_EXP75, phy);
2334
2335 phy = ((otp & TG3_OTP_10BTAMP_MASK) >> TG3_OTP_10BTAMP_SHIFT);
2336 tg3_phydsp_write(tp, MII_TG3_DSP_EXP96, phy);
2337
2338 phy = ((otp & TG3_OTP_ROFF_MASK) >> TG3_OTP_ROFF_SHIFT) |
2339 ((otp & TG3_OTP_RCOFF_MASK) >> TG3_OTP_RCOFF_SHIFT);
2340 tg3_phydsp_write(tp, MII_TG3_DSP_EXP97, phy);
2341
daf3ec68 2342 tg3_phy_toggle_auxctl_smdsp(tp, false);
b2a5c19c
MC		 2343}
2344
400dfbaa
NS		 2345static void tg3_eee_pull_config(struct tg3 *tp, struct ethtool_eee *eee)
2346{
2347 u32 val;
2348 struct ethtool_eee *dest = &tp->eee;
2349
2350 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP))
2351 return;
2352
2353 if (eee)
2354 dest = eee;
2355
2356 if (tg3_phy_cl45_read(tp, MDIO_MMD_AN, TG3_CL45_D7_EEERES_STAT, &val))
2357 return;
2358
2359 /* Pull eee_active */
2360 if (val == TG3_CL45_D7_EEERES_STAT_LP_1000T ||
2361 val == TG3_CL45_D7_EEERES_STAT_LP_100TX) {
2362 dest->eee_active = 1;
2363 } else
2364 dest->eee_active = 0;
2365
2366 /* Pull lp advertised settings */
2367 if (tg3_phy_cl45_read(tp, MDIO_MMD_AN, MDIO_AN_EEE_LPABLE, &val))
2368 return;
2369 dest->lp_advertised = mmd_eee_adv_to_ethtool_adv_t(val);
2370
2371 /* Pull advertised and eee_enabled settings */
2372 if (tg3_phy_cl45_read(tp, MDIO_MMD_AN, MDIO_AN_EEE_ADV, &val))
2373 return;
2374 dest->eee_enabled = !!val;
2375 dest->advertised = mmd_eee_adv_to_ethtool_adv_t(val);
2376
2377 /* Pull tx_lpi_enabled */
2378 val = tr32(TG3_CPMU_EEE_MODE);
2379 dest->tx_lpi_enabled = !!(val & TG3_CPMU_EEEMD_LPI_IN_TX);
2380
2381 /* Pull lpi timer value */
2382 dest->tx_lpi_timer = tr32(TG3_CPMU_EEE_DBTMR1) & 0xffff;
2383}
2384
953c96e0 2385static void tg3_phy_eee_adjust(struct tg3 *tp, bool current_link_up)
52b02d04
MC		 2386{
2387 u32 val;
2388
2389 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP))
2390 return;
2391
2392 tp->setlpicnt = 0;
2393
2394 if (tp->link_config.autoneg == AUTONEG_ENABLE &&
953c96e0 2395 current_link_up &&
a6b68dab
MC		 2396 tp->link_config.active_duplex == DUPLEX_FULL &&
2397 (tp->link_config.active_speed == SPEED_100 ||
2398 tp->link_config.active_speed == SPEED_1000)) {
52b02d04
MC		 2399 u32 eeectl;
2400
2401 if (tp->link_config.active_speed == SPEED_1000)
2402 eeectl = TG3_CPMU_EEE_CTRL_EXIT_16_5_US;
2403 else
2404 eeectl = TG3_CPMU_EEE_CTRL_EXIT_36_US;
2405
2406 tw32(TG3_CPMU_EEE_CTRL, eeectl);
2407
400dfbaa
NS		 2408 tg3_eee_pull_config(tp, NULL);
2409 if (tp->eee.eee_active)
52b02d04
MC		 2410 tp->setlpicnt = 2;
2411 }
2412
2413 if (!tp->setlpicnt) {
953c96e0 2414 if (current_link_up &&
daf3ec68 2415 !tg3_phy_toggle_auxctl_smdsp(tp, true)) {
b715ce94 2416 tg3_phydsp_write(tp, MII_TG3_DSP_TAP26, 0x0000);
daf3ec68 2417 tg3_phy_toggle_auxctl_smdsp(tp, false);
b715ce94
MC		 2418 }
2419
52b02d04
MC		 2420 val = tr32(TG3_CPMU_EEE_MODE);
2421 tw32(TG3_CPMU_EEE_MODE, val & ~TG3_CPMU_EEEMD_LPI_ENABLE);
2422 }
2423}
2424
b0c5943f
MC		 2425static void tg3_phy_eee_enable(struct tg3 *tp)
2426{
2427 u32 val;
2428
2429 if (tp->link_config.active_speed == SPEED_1000 &&
4153577a
JP		 2430 (tg3_asic_rev(tp) == ASIC_REV_5717 ||
2431 tg3_asic_rev(tp) == ASIC_REV_5719 ||
55086ad9 2432 tg3_flag(tp, 57765_CLASS)) &&
daf3ec68 2433 !tg3_phy_toggle_auxctl_smdsp(tp, true)) {
b715ce94
MC		 2434 val = MII_TG3_DSP_TAP26_ALNOKO |
2435 MII_TG3_DSP_TAP26_RMRXSTO;
2436 tg3_phydsp_write(tp, MII_TG3_DSP_TAP26, val);
daf3ec68 2437 tg3_phy_toggle_auxctl_smdsp(tp, false);
b0c5943f
MC		 2438 }
2439
2440 val = tr32(TG3_CPMU_EEE_MODE);
2441 tw32(TG3_CPMU_EEE_MODE, val | TG3_CPMU_EEEMD_LPI_ENABLE);
2442}
2443
1da177e4
LT		 2444static int tg3_wait_macro_done(struct tg3 *tp)
2445{
2446 int limit = 100;
2447
2448 while (limit--) {
2449 u32 tmp32;
2450
f08aa1a8 2451 if (!tg3_readphy(tp, MII_TG3_DSP_CONTROL, &tmp32)) {
1da177e4
LT		 2452 if ((tmp32 & 0x1000) == 0)
2453 break;
2454 }
2455 }
d4675b52 2456 if (limit < 0)
1da177e4
LT		 2457 return -EBUSY;
2458
2459 return 0;
2460}
2461
2462static int tg3_phy_write_and_check_testpat(struct tg3 *tp, int *resetp)
2463{
2464 static const u32 test_pat[4][6] = {
2465 { 0x00005555, 0x00000005, 0x00002aaa, 0x0000000a, 0x00003456, 0x00000003 },
2466 { 0x00002aaa, 0x0000000a, 0x00003333, 0x00000003, 0x0000789a, 0x00000005 },
2467 { 0x00005a5a, 0x00000005, 0x00002a6a, 0x0000000a, 0x00001bcd, 0x00000003 },
2468 { 0x00002a5a, 0x0000000a, 0x000033c3, 0x00000003, 0x00002ef1, 0x00000005 }
2469 };
2470 int chan;
2471
2472 for (chan = 0; chan < 4; chan++) {
2473 int i;
2474
2475 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
2476 (chan * 0x2000) | 0x0200);
f08aa1a8 2477 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0002);
1da177e4
LT		 2478
2479 for (i = 0; i < 6; i++)
2480 tg3_writephy(tp, MII_TG3_DSP_RW_PORT,
2481 test_pat[chan][i]);
2482
f08aa1a8 2483 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0202);
1da177e4
LT		 2484 if (tg3_wait_macro_done(tp)) {
2485 *resetp = 1;
2486 return -EBUSY;
2487 }
2488
2489 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
2490 (chan * 0x2000) | 0x0200);
f08aa1a8 2491 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0082);
1da177e4
LT		 2492 if (tg3_wait_macro_done(tp)) {
2493 *resetp = 1;
2494 return -EBUSY;
2495 }
2496
f08aa1a8 2497 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0802);
1da177e4
LT		 2498 if (tg3_wait_macro_done(tp)) {
2499 *resetp = 1;
2500 return -EBUSY;
2501 }
2502
2503 for (i = 0; i < 6; i += 2) {
2504 u32 low, high;
2505
2506 if (tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &low) ||
2507 tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &high) ||
2508 tg3_wait_macro_done(tp)) {
2509 *resetp = 1;
2510 return -EBUSY;
2511 }
2512 low &= 0x7fff;
2513 high &= 0x000f;
2514 if (low != test_pat[chan][i] ||
2515 high != test_pat[chan][i+1]) {
2516 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000b);
2517 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4001);
2518 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x4005);
2519
2520 return -EBUSY;
2521 }
2522 }
2523 }
2524
2525 return 0;
2526}
2527
2528static int tg3_phy_reset_chanpat(struct tg3 *tp)
2529{
2530 int chan;
2531
2532 for (chan = 0; chan < 4; chan++) {
2533 int i;
2534
2535 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
2536 (chan * 0x2000) | 0x0200);
f08aa1a8 2537 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0002);
1da177e4
LT		 2538 for (i = 0; i < 6; i++)
2539 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x000);
f08aa1a8 2540 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0202);
1da177e4
LT		 2541 if (tg3_wait_macro_done(tp))
2542 return -EBUSY;
2543 }
2544
2545 return 0;
2546}
2547
2548static int tg3_phy_reset_5703_4_5(struct tg3 *tp)
2549{
2550 u32 reg32, phy9_orig;
2551 int retries, do_phy_reset, err;
2552
2553 retries = 10;
2554 do_phy_reset = 1;
2555 do {
2556 if (do_phy_reset) {
2557 err = tg3_bmcr_reset(tp);
2558 if (err)
2559 return err;
2560 do_phy_reset = 0;
2561 }
2562
2563 /* Disable transmitter and interrupt. */
2564 if (tg3_readphy(tp, MII_TG3_EXT_CTRL, &reg32))
2565 continue;
2566
2567 reg32 |= 0x3000;
2568 tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
2569
2570 /* Set full-duplex, 1000 mbps. */
2571 tg3_writephy(tp, MII_BMCR,
221c5637 2572 BMCR_FULLDPLX | BMCR_SPEED1000);
1da177e4
LT		 2573
2574 /* Set to master mode. */
221c5637 2575 if (tg3_readphy(tp, MII_CTRL1000, &phy9_orig))
1da177e4
LT		 2576 continue;
2577
221c5637
MC		 2578 tg3_writephy(tp, MII_CTRL1000,
2579 CTL1000_AS_MASTER | CTL1000_ENABLE_MASTER);
1da177e4 2580
daf3ec68 2581 err = tg3_phy_toggle_auxctl_smdsp(tp, true);
1d36ba45
MC		 2582 if (err)
2583 return err;
1da177e4
LT		 2584
2585 /* Block the PHY control access. */
6ee7c0a0 2586 tg3_phydsp_write(tp, 0x8005, 0x0800);
1da177e4
LT		 2587
2588 err = tg3_phy_write_and_check_testpat(tp, &do_phy_reset);
2589 if (!err)
2590 break;
2591 } while (--retries);
2592
2593 err = tg3_phy_reset_chanpat(tp);
2594 if (err)
2595 return err;
2596
6ee7c0a0 2597 tg3_phydsp_write(tp, 0x8005, 0x0000);
1da177e4
LT		 2598
2599 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x8200);
f08aa1a8 2600 tg3_writephy(tp, MII_TG3_DSP_CONTROL, 0x0000);
1da177e4 2601
daf3ec68 2602 tg3_phy_toggle_auxctl_smdsp(tp, false);
1da177e4 2603
221c5637 2604 tg3_writephy(tp, MII_CTRL1000, phy9_orig);
1da177e4 2605
c6e27f2f
DC		 2606 err = tg3_readphy(tp, MII_TG3_EXT_CTRL, &reg32);
2607 if (err)
2608 return err;
1da177e4 2609
c6e27f2f
DC		 2610 reg32 &= ~0x3000;
2611 tg3_writephy(tp, MII_TG3_EXT_CTRL, reg32);
2612
2613 return 0;
1da177e4
LT		 2614}
2615
f4a46d1f
NNS		 2616static void tg3_carrier_off(struct tg3 *tp)
2617{
2618 netif_carrier_off(tp->dev);
2619 tp->link_up = false;
2620}
2621
ce20f161
NS		 2622static void tg3_warn_mgmt_link_flap(struct tg3 *tp)
2623{
2624 if (tg3_flag(tp, ENABLE_ASF))
2625 netdev_warn(tp->dev,
2626 "Management side-band traffic will be interrupted during phy settings change\n");
2627}
2628
1da177e4
LT		 2629/* This will reset the tigon3 PHY if there is no valid
2630 * link unless the FORCE argument is non-zero.
2631 */
2632static int tg3_phy_reset(struct tg3 *tp)
2633{
f833c4c1 2634 u32 val, cpmuctrl;
1da177e4
LT		 2635 int err;
2636
4153577a 2637 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
60189ddf
MC		 2638 val = tr32(GRC_MISC_CFG);
2639 tw32_f(GRC_MISC_CFG, val & ~GRC_MISC_CFG_EPHY_IDDQ);
2640 udelay(40);
2641 }
f833c4c1
MC		 2642 err = tg3_readphy(tp, MII_BMSR, &val);
2643 err |= tg3_readphy(tp, MII_BMSR, &val);
1da177e4
LT		 2644 if (err != 0)
2645 return -EBUSY;
2646
f4a46d1f 2647 if (netif_running(tp->dev) && tp->link_up) {
84421b99 2648 netif_carrier_off(tp->dev);
c8e1e82b
MC		 2649 tg3_link_report(tp);
2650 }
2651
4153577a
JP		 2652 if (tg3_asic_rev(tp) == ASIC_REV_5703 ||
2653 tg3_asic_rev(tp) == ASIC_REV_5704 ||
2654 tg3_asic_rev(tp) == ASIC_REV_5705) {
1da177e4
LT		 2655 err = tg3_phy_reset_5703_4_5(tp);
2656 if (err)
2657 return err;
2658 goto out;
2659 }
2660
b2a5c19c 2661 cpmuctrl = 0;
4153577a
JP		 2662 if (tg3_asic_rev(tp) == ASIC_REV_5784 &&
2663 tg3_chip_rev(tp) != CHIPREV_5784_AX) {
b2a5c19c
MC		 2664 cpmuctrl = tr32(TG3_CPMU_CTRL);
2665 if (cpmuctrl & CPMU_CTRL_GPHY_10MB_RXONLY)
2666 tw32(TG3_CPMU_CTRL,
2667 cpmuctrl & ~CPMU_CTRL_GPHY_10MB_RXONLY);
2668 }
2669
1da177e4
LT		 2670 err = tg3_bmcr_reset(tp);
2671 if (err)
2672 return err;
2673
b2a5c19c 2674 if (cpmuctrl & CPMU_CTRL_GPHY_10MB_RXONLY) {
f833c4c1
MC		 2675 val = MII_TG3_DSP_EXP8_AEDW | MII_TG3_DSP_EXP8_REJ2MHz;
2676 tg3_phydsp_write(tp, MII_TG3_DSP_EXP8, val);
b2a5c19c
MC		 2677
2678 tw32(TG3_CPMU_CTRL, cpmuctrl);
2679 }
2680
4153577a
JP		 2681 if (tg3_chip_rev(tp) == CHIPREV_5784_AX ||
2682 tg3_chip_rev(tp) == CHIPREV_5761_AX) {
ce057f01
MC		 2683 val = tr32(TG3_CPMU_LSPD_1000MB_CLK);
2684 if ((val & CPMU_LSPD_1000MB_MACCLK_MASK) ==
2685 CPMU_LSPD_1000MB_MACCLK_12_5) {
2686 val &= ~CPMU_LSPD_1000MB_MACCLK_MASK;
2687 udelay(40);
2688 tw32_f(TG3_CPMU_LSPD_1000MB_CLK, val);
2689 }
2690 }
2691
63c3a66f 2692 if (tg3_flag(tp, 5717_PLUS) &&
f07e9af3 2693 (tp->phy_flags & TG3_PHYFLG_MII_SERDES))
ecf1410b
MC		 2694 return 0;
2695
b2a5c19c
MC		 2696 tg3_phy_apply_otp(tp);
2697
f07e9af3 2698 if (tp->phy_flags & TG3_PHYFLG_ENABLE_APD)
6833c043
MC		 2699 tg3_phy_toggle_apd(tp, true);
2700 else
2701 tg3_phy_toggle_apd(tp, false);
2702
1da177e4 2703out:
1d36ba45 2704 if ((tp->phy_flags & TG3_PHYFLG_ADC_BUG) &&
daf3ec68 2705 !tg3_phy_toggle_auxctl_smdsp(tp, true)) {
6ee7c0a0
MC		 2706 tg3_phydsp_write(tp, 0x201f, 0x2aaa);
2707 tg3_phydsp_write(tp, 0x000a, 0x0323);
daf3ec68 2708 tg3_phy_toggle_auxctl_smdsp(tp, false);
1da177e4 2709 }
1d36ba45 2710
f07e9af3 2711 if (tp->phy_flags & TG3_PHYFLG_5704_A0_BUG) {
f08aa1a8
MC		 2712 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x8d68);
2713 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x8d68);
1da177e4 2714 }
1d36ba45 2715
f07e9af3 2716 if (tp->phy_flags & TG3_PHYFLG_BER_BUG) {
daf3ec68 2717 if (!tg3_phy_toggle_auxctl_smdsp(tp, true)) {
1d36ba45
MC		 2718 tg3_phydsp_write(tp, 0x000a, 0x310b);
2719 tg3_phydsp_write(tp, 0x201f, 0x9506);
2720 tg3_phydsp_write(tp, 0x401f, 0x14e2);
daf3ec68 2721 tg3_phy_toggle_auxctl_smdsp(tp, false);
1d36ba45 2722 }
f07e9af3 2723 } else if (tp->phy_flags & TG3_PHYFLG_JITTER_BUG) {
daf3ec68 2724 if (!tg3_phy_toggle_auxctl_smdsp(tp, true)) {
1d36ba45
MC		 2725 tg3_writephy(tp, MII_TG3_DSP_ADDRESS, 0x000a);
2726 if (tp->phy_flags & TG3_PHYFLG_ADJUST_TRIM) {
2727 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x110b);
2728 tg3_writephy(tp, MII_TG3_TEST1,
2729 MII_TG3_TEST1_TRIM_EN | 0x4);
2730 } else
2731 tg3_writephy(tp, MII_TG3_DSP_RW_PORT, 0x010b);
2732
daf3ec68 2733 tg3_phy_toggle_auxctl_smdsp(tp, false);
1d36ba45 2734 }
c424cb24 2735 }
1d36ba45 2736
1da177e4
LT		 2737 /* Set Extended packet length bit (bit 14) on all chips that */
2738 /* support jumbo frames */
79eb6904 2739 if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5401) {
1da177e4 2740 /* Cannot do read-modify-write on 5401 */
b4bd2929 2741 tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_AUXCTL, 0x4c20);
63c3a66f 2742 } else if (tg3_flag(tp, JUMBO_CAPABLE)) {
1da177e4 2743 /* Set bit 14 with read-modify-write to preserve other bits */
15ee95c3
MC		 2744 err = tg3_phy_auxctl_read(tp,
2745 MII_TG3_AUXCTL_SHDWSEL_AUXCTL, &val);
2746 if (!err)
b4bd2929
MC		 2747 tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_AUXCTL,
2748 val | MII_TG3_AUXCTL_ACTL_EXTPKTLEN);
1da177e4
LT		 2749 }
2750
2751 /* Set phy register 0x10 bit 0 to high fifo elasticity to support
2752 * jumbo frames transmission.
2753 */
63c3a66f 2754 if (tg3_flag(tp, JUMBO_CAPABLE)) {
f833c4c1 2755 if (!tg3_readphy(tp, MII_TG3_EXT_CTRL, &val))
c6cdf436 2756 tg3_writephy(tp, MII_TG3_EXT_CTRL,
f833c4c1 2757 val | MII_TG3_EXT_CTRL_FIFO_ELASTIC);
1da177e4
LT		 2758 }
2759
4153577a 2760 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
715116a1 2761 /* adjust output voltage */
535ef6e1 2762 tg3_writephy(tp, MII_TG3_FET_PTEST, 0x12);
715116a1
MC		 2763 }
2764
4153577a 2765 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5762_A0)
c65a17f4
MC		 2766 tg3_phydsp_write(tp, 0xffb, 0x4000);
2767
953c96e0 2768 tg3_phy_toggle_automdix(tp, true);
1da177e4
LT		 2769 tg3_phy_set_wirespeed(tp);
2770 return 0;
2771}
2772
3a1e19d3
MC		 2773#define TG3_GPIO_MSG_DRVR_PRES 0x00000001
2774#define TG3_GPIO_MSG_NEED_VAUX 0x00000002
2775#define TG3_GPIO_MSG_MASK (TG3_GPIO_MSG_DRVR_PRES | \
2776 TG3_GPIO_MSG_NEED_VAUX)
2777#define TG3_GPIO_MSG_ALL_DRVR_PRES_MASK \
2778 ((TG3_GPIO_MSG_DRVR_PRES << 0) | \
2779 (TG3_GPIO_MSG_DRVR_PRES << 4) | \
2780 (TG3_GPIO_MSG_DRVR_PRES << 8) | \
2781 (TG3_GPIO_MSG_DRVR_PRES << 12))
2782
2783#define TG3_GPIO_MSG_ALL_NEED_VAUX_MASK \
2784 ((TG3_GPIO_MSG_NEED_VAUX << 0) | \
2785 (TG3_GPIO_MSG_NEED_VAUX << 4) | \
2786 (TG3_GPIO_MSG_NEED_VAUX << 8) | \
2787 (TG3_GPIO_MSG_NEED_VAUX << 12))
2788
2789static inline u32 tg3_set_function_status(struct tg3 *tp, u32 newstat)
2790{
2791 u32 status, shift;
2792
4153577a
JP		 2793 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
2794 tg3_asic_rev(tp) == ASIC_REV_5719)
3a1e19d3
MC		 2795 status = tg3_ape_read32(tp, TG3_APE_GPIO_MSG);
2796 else
2797 status = tr32(TG3_CPMU_DRV_STATUS);
2798
2799 shift = TG3_APE_GPIO_MSG_SHIFT + 4 * tp->pci_fn;
2800 status &= ~(TG3_GPIO_MSG_MASK << shift);
2801 status |= (newstat << shift);
2802
4153577a
JP		 2803 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
2804 tg3_asic_rev(tp) == ASIC_REV_5719)
3a1e19d3
MC		 2805 tg3_ape_write32(tp, TG3_APE_GPIO_MSG, status);
2806 else
2807 tw32(TG3_CPMU_DRV_STATUS, status);
2808
2809 return status >> TG3_APE_GPIO_MSG_SHIFT;
2810}
2811
520b2756
MC		 2812static inline int tg3_pwrsrc_switch_to_vmain(struct tg3 *tp)
2813{
2814 if (!tg3_flag(tp, IS_NIC))
2815 return 0;
2816
4153577a
JP		 2817 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
2818 tg3_asic_rev(tp) == ASIC_REV_5719 ||
2819 tg3_asic_rev(tp) == ASIC_REV_5720) {
3a1e19d3
MC		 2820 if (tg3_ape_lock(tp, TG3_APE_LOCK_GPIO))
2821 return -EIO;
520b2756 2822
3a1e19d3
MC		 2823 tg3_set_function_status(tp, TG3_GPIO_MSG_DRVR_PRES);
2824
2825 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl,
2826 TG3_GRC_LCLCTL_PWRSW_DELAY);
2827
2828 tg3_ape_unlock(tp, TG3_APE_LOCK_GPIO);
2829 } else {
2830 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl,
2831 TG3_GRC_LCLCTL_PWRSW_DELAY);
2832 }
6f5c8f83 2833
520b2756
MC		 2834 return 0;
2835}
2836
2837static void tg3_pwrsrc_die_with_vmain(struct tg3 *tp)
2838{
2839 u32 grc_local_ctrl;
2840
2841 if (!tg3_flag(tp, IS_NIC) ||
4153577a
JP		 2842 tg3_asic_rev(tp) == ASIC_REV_5700 ||
2843 tg3_asic_rev(tp) == ASIC_REV_5701)
520b2756
MC		 2844 return;
2845
2846 grc_local_ctrl = tp->grc_local_ctrl | GRC_LCLCTRL_GPIO_OE1;
2847
2848 tw32_wait_f(GRC_LOCAL_CTRL,
2849 grc_local_ctrl | GRC_LCLCTRL_GPIO_OUTPUT1,
2850 TG3_GRC_LCLCTL_PWRSW_DELAY);
2851
2852 tw32_wait_f(GRC_LOCAL_CTRL,
2853 grc_local_ctrl,
2854 TG3_GRC_LCLCTL_PWRSW_DELAY);
2855
2856 tw32_wait_f(GRC_LOCAL_CTRL,
2857 grc_local_ctrl | GRC_LCLCTRL_GPIO_OUTPUT1,
2858 TG3_GRC_LCLCTL_PWRSW_DELAY);
2859}
2860
2861static void tg3_pwrsrc_switch_to_vaux(struct tg3 *tp)
2862{
2863 if (!tg3_flag(tp, IS_NIC))
2864 return;
2865
4153577a
JP		 2866 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
2867 tg3_asic_rev(tp) == ASIC_REV_5701) {
520b2756
MC		 2868 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2869 (GRC_LCLCTRL_GPIO_OE0 |
2870 GRC_LCLCTRL_GPIO_OE1 |
2871 GRC_LCLCTRL_GPIO_OE2 |
2872 GRC_LCLCTRL_GPIO_OUTPUT0 |
2873 GRC_LCLCTRL_GPIO_OUTPUT1),
2874 TG3_GRC_LCLCTL_PWRSW_DELAY);
2875 } else if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5761 ||
2876 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5761S) {
2877 /* The 5761 non-e device swaps GPIO 0 and GPIO 2. */
2878 u32 grc_local_ctrl = GRC_LCLCTRL_GPIO_OE0 |
2879 GRC_LCLCTRL_GPIO_OE1 |
2880 GRC_LCLCTRL_GPIO_OE2 |
2881 GRC_LCLCTRL_GPIO_OUTPUT0 |
2882 GRC_LCLCTRL_GPIO_OUTPUT1 |
2883 tp->grc_local_ctrl;
2884 tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl,
2885 TG3_GRC_LCLCTL_PWRSW_DELAY);
2886
2887 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OUTPUT2;
2888 tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl,
2889 TG3_GRC_LCLCTL_PWRSW_DELAY);
2890
2891 grc_local_ctrl &= ~GRC_LCLCTRL_GPIO_OUTPUT0;
2892 tw32_wait_f(GRC_LOCAL_CTRL, grc_local_ctrl,
2893 TG3_GRC_LCLCTL_PWRSW_DELAY);
2894 } else {
2895 u32 no_gpio2;
2896 u32 grc_local_ctrl = 0;
2897
2898 /* Workaround to prevent overdrawing Amps. */
4153577a 2899 if (tg3_asic_rev(tp) == ASIC_REV_5714) {
520b2756
MC		 2900 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
2901 tw32_wait_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl |
2902 grc_local_ctrl,
2903 TG3_GRC_LCLCTL_PWRSW_DELAY);
2904 }
2905
2906 /* On 5753 and variants, GPIO2 cannot be used. */
2907 no_gpio2 = tp->nic_sram_data_cfg &
2908 NIC_SRAM_DATA_CFG_NO_GPIO2;
2909
2910 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE0 |
2911 GRC_LCLCTRL_GPIO_OE1 |
2912 GRC_LCLCTRL_GPIO_OE2 |
2913 GRC_LCLCTRL_GPIO_OUTPUT1 |
2914 GRC_LCLCTRL_GPIO_OUTPUT2;
2915 if (no_gpio2) {
2916 grc_local_ctrl &= ~(GRC_LCLCTRL_GPIO_OE2 |
2917 GRC_LCLCTRL_GPIO_OUTPUT2);
2918 }
2919 tw32_wait_f(GRC_LOCAL_CTRL,
2920 tp->grc_local_ctrl | grc_local_ctrl,
2921 TG3_GRC_LCLCTL_PWRSW_DELAY);
2922
2923 grc_local_ctrl |= GRC_LCLCTRL_GPIO_OUTPUT0;
2924
2925 tw32_wait_f(GRC_LOCAL_CTRL,
2926 tp->grc_local_ctrl | grc_local_ctrl,
2927 TG3_GRC_LCLCTL_PWRSW_DELAY);
2928
2929 if (!no_gpio2) {
2930 grc_local_ctrl &= ~GRC_LCLCTRL_GPIO_OUTPUT2;
2931 tw32_wait_f(GRC_LOCAL_CTRL,
2932 tp->grc_local_ctrl | grc_local_ctrl,
2933 TG3_GRC_LCLCTL_PWRSW_DELAY);
2934 }
2935 }
3a1e19d3
MC		 2936}
2937
cd0d7228 2938static void tg3_frob_aux_power_5717(struct tg3 *tp, bool wol_enable)
3a1e19d3
MC		 2939{
2940 u32 msg = 0;
2941
2942 /* Serialize power state transitions */
2943 if (tg3_ape_lock(tp, TG3_APE_LOCK_GPIO))
2944 return;
2945
cd0d7228 2946 if (tg3_flag(tp, ENABLE_ASF) || tg3_flag(tp, ENABLE_APE) || wol_enable)
3a1e19d3
MC		 2947 msg = TG3_GPIO_MSG_NEED_VAUX;
2948
2949 msg = tg3_set_function_status(tp, msg);
2950
2951 if (msg & TG3_GPIO_MSG_ALL_DRVR_PRES_MASK)
2952 goto done;
6f5c8f83 2953
3a1e19d3
MC		 2954 if (msg & TG3_GPIO_MSG_ALL_NEED_VAUX_MASK)
2955 tg3_pwrsrc_switch_to_vaux(tp);
2956 else
2957 tg3_pwrsrc_die_with_vmain(tp);
2958
2959done:
6f5c8f83 2960 tg3_ape_unlock(tp, TG3_APE_LOCK_GPIO);
520b2756
MC		 2961}
2962
cd0d7228 2963static void tg3_frob_aux_power(struct tg3 *tp, bool include_wol)
1da177e4 2964{
683644b7 2965 bool need_vaux = false;
1da177e4 2966
334355aa 2967 /* The GPIOs do something completely different on 57765. */
55086ad9 2968 if (!tg3_flag(tp, IS_NIC) || tg3_flag(tp, 57765_CLASS))
1da177e4
LT		 2969 return;
2970
4153577a
JP		 2971 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
2972 tg3_asic_rev(tp) == ASIC_REV_5719 ||
2973 tg3_asic_rev(tp) == ASIC_REV_5720) {
cd0d7228
MC		 2974 tg3_frob_aux_power_5717(tp, include_wol ?
2975 tg3_flag(tp, WOL_ENABLE) != 0 : 0);
3a1e19d3
MC		 2976 return;
2977 }
2978
2979 if (tp->pdev_peer && tp->pdev_peer != tp->pdev) {
8c2dc7e1
MC		 2980 struct net_device *dev_peer;
2981
2982 dev_peer = pci_get_drvdata(tp->pdev_peer);
683644b7 2983
bc1c7567 2984 /* remove_one() may have been run on the peer. */
683644b7
MC		 2985 if (dev_peer) {
2986 struct tg3 *tp_peer = netdev_priv(dev_peer);
2987
63c3a66f 2988 if (tg3_flag(tp_peer, INIT_COMPLETE))
683644b7
MC		 2989 return;
2990
cd0d7228 2991 if ((include_wol && tg3_flag(tp_peer, WOL_ENABLE)) ||
63c3a66f 2992 tg3_flag(tp_peer, ENABLE_ASF))
683644b7
MC		 2993 need_vaux = true;
2994 }
1da177e4
LT		 2995 }
2996
cd0d7228
MC		 2997 if ((include_wol && tg3_flag(tp, WOL_ENABLE)) ||
2998 tg3_flag(tp, ENABLE_ASF))
683644b7
MC		 2999 need_vaux = true;
3000
520b2756
MC		 3001 if (need_vaux)
3002 tg3_pwrsrc_switch_to_vaux(tp);
3003 else
3004 tg3_pwrsrc_die_with_vmain(tp);
1da177e4
LT		 3005}
3006
e8f3f6ca
MC		 3007static int tg3_5700_link_polarity(struct tg3 *tp, u32 speed)
3008{
3009 if (tp->led_ctrl == LED_CTRL_MODE_PHY_2)
3010 return 1;
79eb6904 3011 else if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5411) {
e8f3f6ca
MC		 3012 if (speed != SPEED_10)
3013 return 1;
3014 } else if (speed == SPEED_10)
3015 return 1;
3016
3017 return 0;
3018}
3019
44f3b503
NS		 3020static bool tg3_phy_power_bug(struct tg3 *tp)
3021{
3022 switch (tg3_asic_rev(tp)) {
3023 case ASIC_REV_5700:
3024 case ASIC_REV_5704:
3025 return true;
3026 case ASIC_REV_5780:
3027 if (tp->phy_flags & TG3_PHYFLG_MII_SERDES)
3028 return true;
3029 return false;
3030 case ASIC_REV_5717:
3031 if (!tp->pci_fn)
3032 return true;
3033 return false;
3034 case ASIC_REV_5719:
3035 case ASIC_REV_5720:
3036 if ((tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
3037 !tp->pci_fn)
3038 return true;
3039 return false;
3040 }
3041
3042 return false;
3043}
3044
989038e2
NS		 3045static bool tg3_phy_led_bug(struct tg3 *tp)
3046{
3047 switch (tg3_asic_rev(tp)) {
3048 case ASIC_REV_5719:
300cf9b9 3049 case ASIC_REV_5720:
989038e2
NS		 3050 if ((tp->phy_flags & TG3_PHYFLG_MII_SERDES) &&
3051 !tp->pci_fn)
3052 return true;
3053 return false;
3054 }
3055
3056 return false;
3057}
3058
0a459aac 3059static void tg3_power_down_phy(struct tg3 *tp, bool do_low_power)
15c3b696 3060{
ce057f01
MC		 3061 u32 val;
3062
942d1af0
NS		 3063 if (tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN)
3064 return;
3065
f07e9af3 3066 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
4153577a 3067 if (tg3_asic_rev(tp) == ASIC_REV_5704) {
5129724a
MC		 3068 u32 sg_dig_ctrl = tr32(SG_DIG_CTRL);
3069 u32 serdes_cfg = tr32(MAC_SERDES_CFG);
3070
3071 sg_dig_ctrl |=
3072 SG_DIG_USING_HW_AUTONEG | SG_DIG_SOFT_RESET;
3073 tw32(SG_DIG_CTRL, sg_dig_ctrl);
3074 tw32(MAC_SERDES_CFG, serdes_cfg | (1 << 15));
3075 }
3f7045c1 3076 return;
5129724a 3077 }
3f7045c1 3078
4153577a 3079 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
60189ddf
MC		 3080 tg3_bmcr_reset(tp);
3081 val = tr32(GRC_MISC_CFG);
3082 tw32_f(GRC_MISC_CFG, val | GRC_MISC_CFG_EPHY_IDDQ);
3083 udelay(40);
3084 return;
f07e9af3 3085 } else if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
0e5f784c
MC		 3086 u32 phytest;
3087 if (!tg3_readphy(tp, MII_TG3_FET_TEST, &phytest)) {
3088 u32 phy;
3089
3090 tg3_writephy(tp, MII_ADVERTISE, 0);
3091 tg3_writephy(tp, MII_BMCR,
3092 BMCR_ANENABLE | BMCR_ANRESTART);
3093
3094 tg3_writephy(tp, MII_TG3_FET_TEST,
3095 phytest | MII_TG3_FET_SHADOW_EN);
3096 if (!tg3_readphy(tp, MII_TG3_FET_SHDW_AUXMODE4, &phy)) {
3097 phy |= MII_TG3_FET_SHDW_AUXMODE4_SBPD;
3098 tg3_writephy(tp,
3099 MII_TG3_FET_SHDW_AUXMODE4,
3100 phy);
3101 }
3102 tg3_writephy(tp, MII_TG3_FET_TEST, phytest);
3103 }
3104 return;
0a459aac 3105 } else if (do_low_power) {
989038e2
NS		 3106 if (!tg3_phy_led_bug(tp))
3107 tg3_writephy(tp, MII_TG3_EXT_CTRL,
3108 MII_TG3_EXT_CTRL_FORCE_LED_OFF);
0a459aac 3109
b4bd2929
MC		 3110 val = MII_TG3_AUXCTL_PCTL_100TX_LPWR |
3111 MII_TG3_AUXCTL_PCTL_SPR_ISOLATE |
3112 MII_TG3_AUXCTL_PCTL_VREG_11V;
3113 tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_PWRCTL, val);
715116a1 3114 }
3f7045c1 3115
15c3b696
MC		 3116 /* The PHY should not be powered down on some chips because
3117 * of bugs.
3118 */
44f3b503 3119 if (tg3_phy_power_bug(tp))
15c3b696 3120 return;
ce057f01 3121
4153577a
JP		 3122 if (tg3_chip_rev(tp) == CHIPREV_5784_AX ||
3123 tg3_chip_rev(tp) == CHIPREV_5761_AX) {
ce057f01
MC		 3124 val = tr32(TG3_CPMU_LSPD_1000MB_CLK);
3125 val &= ~CPMU_LSPD_1000MB_MACCLK_MASK;
3126 val |= CPMU_LSPD_1000MB_MACCLK_12_5;
3127 tw32_f(TG3_CPMU_LSPD_1000MB_CLK, val);
3128 }
3129
15c3b696
MC		 3130 tg3_writephy(tp, MII_BMCR, BMCR_PDOWN);
3131}
3132
ffbcfed4
MC		 3133/* tp->lock is held. */
3134static int tg3_nvram_lock(struct tg3 *tp)
3135{
63c3a66f 3136 if (tg3_flag(tp, NVRAM)) {
ffbcfed4
MC		 3137 int i;
3138
3139 if (tp->nvram_lock_cnt == 0) {
3140 tw32(NVRAM_SWARB, SWARB_REQ_SET1);
3141 for (i = 0; i < 8000; i++) {
3142 if (tr32(NVRAM_SWARB) & SWARB_GNT1)
3143 break;
3144 udelay(20);
3145 }
3146 if (i == 8000) {
3147 tw32(NVRAM_SWARB, SWARB_REQ_CLR1);
3148 return -ENODEV;
3149 }
3150 }
3151 tp->nvram_lock_cnt++;
3152 }
3153 return 0;
3154}
3155
3156/* tp->lock is held. */
3157static void tg3_nvram_unlock(struct tg3 *tp)
3158{
63c3a66f 3159 if (tg3_flag(tp, NVRAM)) {
ffbcfed4
MC		 3160 if (tp->nvram_lock_cnt > 0)
3161 tp->nvram_lock_cnt--;
3162 if (tp->nvram_lock_cnt == 0)
3163 tw32_f(NVRAM_SWARB, SWARB_REQ_CLR1);
3164 }
3165}
3166
3167/* tp->lock is held. */
3168static void tg3_enable_nvram_access(struct tg3 *tp)
3169{
63c3a66f 3170 if (tg3_flag(tp, 5750_PLUS) && !tg3_flag(tp, PROTECTED_NVRAM)) {
ffbcfed4
MC		 3171 u32 nvaccess = tr32(NVRAM_ACCESS);
3172
3173 tw32(NVRAM_ACCESS, nvaccess | ACCESS_ENABLE);
3174 }
3175}
3176
3177/* tp->lock is held. */
3178static void tg3_disable_nvram_access(struct tg3 *tp)
3179{
63c3a66f 3180 if (tg3_flag(tp, 5750_PLUS) && !tg3_flag(tp, PROTECTED_NVRAM)) {
ffbcfed4
MC		 3181 u32 nvaccess = tr32(NVRAM_ACCESS);
3182
3183 tw32(NVRAM_ACCESS, nvaccess & ~ACCESS_ENABLE);
3184 }
3185}
3186
3187static int tg3_nvram_read_using_eeprom(struct tg3 *tp,
3188 u32 offset, u32 *val)
3189{
3190 u32 tmp;
3191 int i;
3192
3193 if (offset > EEPROM_ADDR_ADDR_MASK || (offset % 4) != 0)
3194 return -EINVAL;
3195
3196 tmp = tr32(GRC_EEPROM_ADDR) & ~(EEPROM_ADDR_ADDR_MASK |
3197 EEPROM_ADDR_DEVID_MASK |
3198 EEPROM_ADDR_READ);
3199 tw32(GRC_EEPROM_ADDR,
3200 tmp |
3201 (0 << EEPROM_ADDR_DEVID_SHIFT) |
3202 ((offset << EEPROM_ADDR_ADDR_SHIFT) &
3203 EEPROM_ADDR_ADDR_MASK) |
3204 EEPROM_ADDR_READ | EEPROM_ADDR_START);
3205
3206 for (i = 0; i < 1000; i++) {
3207 tmp = tr32(GRC_EEPROM_ADDR);
3208
3209 if (tmp & EEPROM_ADDR_COMPLETE)
3210 break;
3211 msleep(1);
3212 }
3213 if (!(tmp & EEPROM_ADDR_COMPLETE))
3214 return -EBUSY;
3215
62cedd11
MC		 3216 tmp = tr32(GRC_EEPROM_DATA);
3217
3218 /*
3219 * The data will always be opposite the native endian
3220 * format. Perform a blind byteswap to compensate.
3221 */
3222 *val = swab32(tmp);
3223
ffbcfed4
MC		 3224 return 0;
3225}
3226
66c965f5 3227#define NVRAM_CMD_TIMEOUT 5000
ffbcfed4
MC		 3228
3229static int tg3_nvram_exec_cmd(struct tg3 *tp, u32 nvram_cmd)
3230{
3231 int i;
3232
3233 tw32(NVRAM_CMD, nvram_cmd);
3234 for (i = 0; i < NVRAM_CMD_TIMEOUT; i++) {
66c965f5 3235 usleep_range(10, 40);
ffbcfed4
MC		 3236 if (tr32(NVRAM_CMD) & NVRAM_CMD_DONE) {
3237 udelay(10);
3238 break;
3239 }
3240 }
3241
3242 if (i == NVRAM_CMD_TIMEOUT)
3243 return -EBUSY;
3244
3245 return 0;
3246}
3247
3248static u32 tg3_nvram_phys_addr(struct tg3 *tp, u32 addr)
3249{
63c3a66f
JP		 3250 if (tg3_flag(tp, NVRAM) &&
3251 tg3_flag(tp, NVRAM_BUFFERED) &&
3252 tg3_flag(tp, FLASH) &&
3253 !tg3_flag(tp, NO_NVRAM_ADDR_TRANS) &&
ffbcfed4
MC		 3254 (tp->nvram_jedecnum == JEDEC_ATMEL))
3255
3256 addr = ((addr / tp->nvram_pagesize) <<
3257 ATMEL_AT45DB0X1B_PAGE_POS) +
3258 (addr % tp->nvram_pagesize);
3259
3260 return addr;
3261}
3262
3263static u32 tg3_nvram_logical_addr(struct tg3 *tp, u32 addr)
3264{
63c3a66f
JP		 3265 if (tg3_flag(tp, NVRAM) &&
3266 tg3_flag(tp, NVRAM_BUFFERED) &&
3267 tg3_flag(tp, FLASH) &&
3268 !tg3_flag(tp, NO_NVRAM_ADDR_TRANS) &&
ffbcfed4
MC		 3269 (tp->nvram_jedecnum == JEDEC_ATMEL))
3270
3271 addr = ((addr >> ATMEL_AT45DB0X1B_PAGE_POS) *
3272 tp->nvram_pagesize) +
3273 (addr & ((1 << ATMEL_AT45DB0X1B_PAGE_POS) - 1));
3274
3275 return addr;
3276}
3277
e4f34110
MC		 3278/* NOTE: Data read in from NVRAM is byteswapped according to
3279 * the byteswapping settings for all other register accesses.
3280 * tg3 devices are BE devices, so on a BE machine, the data
3281 * returned will be exactly as it is seen in NVRAM. On a LE
3282 * machine, the 32-bit value will be byteswapped.
3283 */
ffbcfed4
MC		 3284static int tg3_nvram_read(struct tg3 *tp, u32 offset, u32 *val)
3285{
3286 int ret;
3287
63c3a66f 3288 if (!tg3_flag(tp, NVRAM))
ffbcfed4
MC		 3289 return tg3_nvram_read_using_eeprom(tp, offset, val);
3290
3291 offset = tg3_nvram_phys_addr(tp, offset);
3292
3293 if (offset > NVRAM_ADDR_MSK)
3294 return -EINVAL;
3295
3296 ret = tg3_nvram_lock(tp);
3297 if (ret)
3298 return ret;
3299
3300 tg3_enable_nvram_access(tp);
3301
3302 tw32(NVRAM_ADDR, offset);
3303 ret = tg3_nvram_exec_cmd(tp, NVRAM_CMD_RD | NVRAM_CMD_GO |
3304 NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_DONE);
3305
3306 if (ret == 0)
e4f34110 3307 *val = tr32(NVRAM_RDDATA);
ffbcfed4
MC		 3308
3309 tg3_disable_nvram_access(tp);
3310
3311 tg3_nvram_unlock(tp);
3312
3313 return ret;
3314}
3315
a9dc529d
MC		 3316/* Ensures NVRAM data is in bytestream format. */
3317static int tg3_nvram_read_be32(struct tg3 *tp, u32 offset, __be32 *val)
ffbcfed4
MC		 3318{
3319 u32 v;
a9dc529d 3320 int res = tg3_nvram_read(tp, offset, &v);
ffbcfed4 3321 if (!res)
a9dc529d 3322 *val = cpu_to_be32(v);
ffbcfed4
MC		 3323 return res;
3324}
3325
dbe9b92a
MC		 3326static int tg3_nvram_write_block_using_eeprom(struct tg3 *tp,
3327 u32 offset, u32 len, u8 *buf)
3328{
3329 int i, j, rc = 0;
3330 u32 val;
3331
3332 for (i = 0; i < len; i += 4) {
3333 u32 addr;
3334 __be32 data;
3335
3336 addr = offset + i;
3337
3338 memcpy(&data, buf + i, 4);
3339
3340 /*
3341 * The SEEPROM interface expects the data to always be opposite
3342 * the native endian format. We accomplish this by reversing
3343 * all the operations that would have been performed on the
3344 * data from a call to tg3_nvram_read_be32().
3345 */
3346 tw32(GRC_EEPROM_DATA, swab32(be32_to_cpu(data)));
3347
3348 val = tr32(GRC_EEPROM_ADDR);
3349 tw32(GRC_EEPROM_ADDR, val | EEPROM_ADDR_COMPLETE);
3350
3351 val &= ~(EEPROM_ADDR_ADDR_MASK | EEPROM_ADDR_DEVID_MASK |
3352 EEPROM_ADDR_READ);
3353 tw32(GRC_EEPROM_ADDR, val |
3354 (0 << EEPROM_ADDR_DEVID_SHIFT) |
3355 (addr & EEPROM_ADDR_ADDR_MASK) |
3356 EEPROM_ADDR_START |
3357 EEPROM_ADDR_WRITE);
3358
3359 for (j = 0; j < 1000; j++) {
3360 val = tr32(GRC_EEPROM_ADDR);
3361
3362 if (val & EEPROM_ADDR_COMPLETE)
3363 break;
3364 msleep(1);
3365 }
3366 if (!(val & EEPROM_ADDR_COMPLETE)) {
3367 rc = -EBUSY;
3368 break;
3369 }
3370 }
3371
3372 return rc;
3373}
3374
3375/* offset and length are dword aligned */
3376static int tg3_nvram_write_block_unbuffered(struct tg3 *tp, u32 offset, u32 len,
3377 u8 *buf)
3378{
3379 int ret = 0;
3380 u32 pagesize = tp->nvram_pagesize;
3381 u32 pagemask = pagesize - 1;
3382 u32 nvram_cmd;
3383 u8 *tmp;
3384
3385 tmp = kmalloc(pagesize, GFP_KERNEL);
3386 if (tmp == NULL)
3387 return -ENOMEM;
3388
3389 while (len) {
3390 int j;
3391 u32 phy_addr, page_off, size;
3392
3393 phy_addr = offset & ~pagemask;
3394
3395 for (j = 0; j < pagesize; j += 4) {
3396 ret = tg3_nvram_read_be32(tp, phy_addr + j,
3397 (__be32 *) (tmp + j));
3398 if (ret)
3399 break;
3400 }
3401 if (ret)
3402 break;
3403
3404 page_off = offset & pagemask;
3405 size = pagesize;
3406 if (len < size)
3407 size = len;
3408
3409 len -= size;
3410
3411 memcpy(tmp + page_off, buf, size);
3412
3413 offset = offset + (pagesize - page_off);
3414
3415 tg3_enable_nvram_access(tp);
3416
3417 /*
3418 * Before we can erase the flash page, we need
3419 * to issue a special "write enable" command.
3420 */
3421 nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
3422
3423 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
3424 break;
3425
3426 /* Erase the target page */
3427 tw32(NVRAM_ADDR, phy_addr);
3428
3429 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR |
3430 NVRAM_CMD_FIRST | NVRAM_CMD_LAST | NVRAM_CMD_ERASE;
3431
3432 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
3433 break;
3434
3435 /* Issue another write enable to start the write. */
3436 nvram_cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
3437
3438 if (tg3_nvram_exec_cmd(tp, nvram_cmd))
3439 break;
3440
3441 for (j = 0; j < pagesize; j += 4) {
3442 __be32 data;
3443
3444 data = *((__be32 *) (tmp + j));
3445
3446 tw32(NVRAM_WRDATA, be32_to_cpu(data));
3447
3448 tw32(NVRAM_ADDR, phy_addr + j);
3449
3450 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE |
3451 NVRAM_CMD_WR;
3452
3453 if (j == 0)
3454 nvram_cmd |= NVRAM_CMD_FIRST;
3455 else if (j == (pagesize - 4))
3456 nvram_cmd |= NVRAM_CMD_LAST;
3457
3458 ret = tg3_nvram_exec_cmd(tp, nvram_cmd);
3459 if (ret)
3460 break;
3461 }
3462 if (ret)
3463 break;
3464 }
3465
3466 nvram_cmd = NVRAM_CMD_WRDI | NVRAM_CMD_GO | NVRAM_CMD_DONE;
3467 tg3_nvram_exec_cmd(tp, nvram_cmd);
3468
3469 kfree(tmp);
3470
3471 return ret;
3472}
3473
3474/* offset and length are dword aligned */
3475static int tg3_nvram_write_block_buffered(struct tg3 *tp, u32 offset, u32 len,
3476 u8 *buf)
3477{
3478 int i, ret = 0;
3479
3480 for (i = 0; i < len; i += 4, offset += 4) {
3481 u32 page_off, phy_addr, nvram_cmd;
3482 __be32 data;
3483
3484 memcpy(&data, buf + i, 4);
3485 tw32(NVRAM_WRDATA, be32_to_cpu(data));
3486
3487 page_off = offset % tp->nvram_pagesize;
3488
3489 phy_addr = tg3_nvram_phys_addr(tp, offset);
3490
dbe9b92a
MC		 3491 nvram_cmd = NVRAM_CMD_GO | NVRAM_CMD_DONE | NVRAM_CMD_WR;
3492
3493 if (page_off == 0 || i == 0)
3494 nvram_cmd |= NVRAM_CMD_FIRST;
3495 if (page_off == (tp->nvram_pagesize - 4))
3496 nvram_cmd |= NVRAM_CMD_LAST;
3497
3498 if (i == (len - 4))
3499 nvram_cmd |= NVRAM_CMD_LAST;
3500
42278224
MC		 3501 if ((nvram_cmd & NVRAM_CMD_FIRST) ||
3502 !tg3_flag(tp, FLASH) ||
3503 !tg3_flag(tp, 57765_PLUS))
3504 tw32(NVRAM_ADDR, phy_addr);
3505
4153577a 3506 if (tg3_asic_rev(tp) != ASIC_REV_5752 &&
dbe9b92a
MC		 3507 !tg3_flag(tp, 5755_PLUS) &&
3508 (tp->nvram_jedecnum == JEDEC_ST) &&
3509 (nvram_cmd & NVRAM_CMD_FIRST)) {
3510 u32 cmd;
3511
3512 cmd = NVRAM_CMD_WREN | NVRAM_CMD_GO | NVRAM_CMD_DONE;
3513 ret = tg3_nvram_exec_cmd(tp, cmd);
3514 if (ret)
3515 break;
3516 }
3517 if (!tg3_flag(tp, FLASH)) {
3518 /* We always do complete word writes to eeprom. */
3519 nvram_cmd |= (NVRAM_CMD_FIRST | NVRAM_CMD_LAST);
3520 }
3521
3522 ret = tg3_nvram_exec_cmd(tp, nvram_cmd);
3523 if (ret)
3524 break;
3525 }
3526 return ret;
3527}
3528
3529/* offset and length are dword aligned */
3530static int tg3_nvram_write_block(struct tg3 *tp, u32 offset, u32 len, u8 *buf)
3531{
3532 int ret;
3533
3534 if (tg3_flag(tp, EEPROM_WRITE_PROT)) {
3535 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl &
3536 ~GRC_LCLCTRL_GPIO_OUTPUT1);
3537 udelay(40);
3538 }
3539
3540 if (!tg3_flag(tp, NVRAM)) {
3541 ret = tg3_nvram_write_block_using_eeprom(tp, offset, len, buf);
3542 } else {
3543 u32 grc_mode;
3544
3545 ret = tg3_nvram_lock(tp);
3546 if (ret)
3547 return ret;
3548
3549 tg3_enable_nvram_access(tp);
3550 if (tg3_flag(tp, 5750_PLUS) && !tg3_flag(tp, PROTECTED_NVRAM))
3551 tw32(NVRAM_WRITE1, 0x406);
3552
3553 grc_mode = tr32(GRC_MODE);
3554 tw32(GRC_MODE, grc_mode | GRC_MODE_NVRAM_WR_ENABLE);
3555
3556 if (tg3_flag(tp, NVRAM_BUFFERED) || !tg3_flag(tp, FLASH)) {
3557 ret = tg3_nvram_write_block_buffered(tp, offset, len,
3558 buf);
3559 } else {
3560 ret = tg3_nvram_write_block_unbuffered(tp, offset, len,
3561 buf);
3562 }
3563
3564 grc_mode = tr32(GRC_MODE);
3565 tw32(GRC_MODE, grc_mode & ~GRC_MODE_NVRAM_WR_ENABLE);
3566
3567 tg3_disable_nvram_access(tp);
3568 tg3_nvram_unlock(tp);
3569 }
3570
3571 if (tg3_flag(tp, EEPROM_WRITE_PROT)) {
3572 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
3573 udelay(40);
3574 }
3575
3576 return ret;
3577}
3578
997b4f13
MC		 3579#define RX_CPU_SCRATCH_BASE 0x30000
3580#define RX_CPU_SCRATCH_SIZE 0x04000
3581#define TX_CPU_SCRATCH_BASE 0x34000
3582#define TX_CPU_SCRATCH_SIZE 0x04000
3583
3584/* tp->lock is held. */
837c45bb 3585static int tg3_pause_cpu(struct tg3 *tp, u32 cpu_base)
997b4f13
MC		 3586{
3587 int i;
837c45bb 3588 const int iters = 10000;
997b4f13 3589
837c45bb
NS		 3590 for (i = 0; i < iters; i++) {
3591 tw32(cpu_base + CPU_STATE, 0xffffffff);
3592 tw32(cpu_base + CPU_MODE, CPU_MODE_HALT);
3593 if (tr32(cpu_base + CPU_MODE) & CPU_MODE_HALT)
3594 break;
6d446ec3
GS		 3595 if (pci_channel_offline(tp->pdev))
3596 return -EBUSY;
837c45bb
NS		 3597 }
3598
3599 return (i == iters) ? -EBUSY : 0;
3600}
3601
3602/* tp->lock is held. */
3603static int tg3_rxcpu_pause(struct tg3 *tp)
3604{
3605 int rc = tg3_pause_cpu(tp, RX_CPU_BASE);
3606
3607 tw32(RX_CPU_BASE + CPU_STATE, 0xffffffff);
3608 tw32_f(RX_CPU_BASE + CPU_MODE, CPU_MODE_HALT);
3609 udelay(10);
3610
3611 return rc;
3612}
3613
3614/* tp->lock is held. */
3615static int tg3_txcpu_pause(struct tg3 *tp)
3616{
3617 return tg3_pause_cpu(tp, TX_CPU_BASE);
3618}
3619
3620/* tp->lock is held. */
3621static void tg3_resume_cpu(struct tg3 *tp, u32 cpu_base)
3622{
3623 tw32(cpu_base + CPU_STATE, 0xffffffff);
3624 tw32_f(cpu_base + CPU_MODE, 0x00000000);
3625}
3626
3627/* tp->lock is held. */
3628static void tg3_rxcpu_resume(struct tg3 *tp)
3629{
3630 tg3_resume_cpu(tp, RX_CPU_BASE);
3631}
3632
3633/* tp->lock is held. */
3634static int tg3_halt_cpu(struct tg3 *tp, u32 cpu_base)
3635{
3636 int rc;
3637
3638 BUG_ON(cpu_base == TX_CPU_BASE && tg3_flag(tp, 5705_PLUS));
997b4f13 3639
4153577a 3640 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
997b4f13
MC		 3641 u32 val = tr32(GRC_VCPU_EXT_CTRL);
3642
3643 tw32(GRC_VCPU_EXT_CTRL, val | GRC_VCPU_EXT_CTRL_HALT_CPU);
3644 return 0;
3645 }
837c45bb
NS		 3646 if (cpu_base == RX_CPU_BASE) {
3647 rc = tg3_rxcpu_pause(tp);
997b4f13 3648 } else {
7e6c63f0
HM		 3649 /*
3650 * There is only an Rx CPU for the 5750 derivative in the
3651 * BCM4785.
3652 */
3653 if (tg3_flag(tp, IS_SSB_CORE))
3654 return 0;
3655
837c45bb 3656 rc = tg3_txcpu_pause(tp);
997b4f13
MC		 3657 }
3658
837c45bb 3659 if (rc) {
997b4f13 3660 netdev_err(tp->dev, "%s timed out, %s CPU\n",
837c45bb 3661 __func__, cpu_base == RX_CPU_BASE ? "RX" : "TX");
997b4f13
MC		 3662 return -ENODEV;
3663 }
3664
3665 /* Clear firmware's nvram arbitration. */
3666 if (tg3_flag(tp, NVRAM))
3667 tw32(NVRAM_SWARB, SWARB_REQ_CLR0);
3668 return 0;
3669}
3670
31f11a95
NS		 3671static int tg3_fw_data_len(struct tg3 *tp,
3672 const struct tg3_firmware_hdr *fw_hdr)
3673{
3674 int fw_len;
3675
3676 /* Non fragmented firmware have one firmware header followed by a
3677 * contiguous chunk of data to be written. The length field in that
3678 * header is not the length of data to be written but the complete
3679 * length of the bss. The data length is determined based on
3680 * tp->fw->size minus headers.
3681 *
3682 * Fragmented firmware have a main header followed by multiple
3683 * fragments. Each fragment is identical to non fragmented firmware
3684 * with a firmware header followed by a contiguous chunk of data. In
3685 * the main header, the length field is unused and set to 0xffffffff.
3686 * In each fragment header the length is the entire size of that
3687 * fragment i.e. fragment data + header length. Data length is
3688 * therefore length field in the header minus TG3_FW_HDR_LEN.
3689 */
3690 if (tp->fw_len == 0xffffffff)
3691 fw_len = be32_to_cpu(fw_hdr->len);
3692 else
3693 fw_len = tp->fw->size;
3694
3695 return (fw_len - TG3_FW_HDR_LEN) / sizeof(u32);
3696}
3697
997b4f13
MC		 3698/* tp->lock is held. */
3699static int tg3_load_firmware_cpu(struct tg3 *tp, u32 cpu_base,
3700 u32 cpu_scratch_base, int cpu_scratch_size,
77997ea3 3701 const struct tg3_firmware_hdr *fw_hdr)
997b4f13 3702{
c4dab506 3703 int err, i;
997b4f13 3704 void (*write_op)(struct tg3 *, u32, u32);
31f11a95 3705 int total_len = tp->fw->size;
997b4f13
MC		 3706
3707 if (cpu_base == TX_CPU_BASE && tg3_flag(tp, 5705_PLUS)) {
3708 netdev_err(tp->dev,
3709 "%s: Trying to load TX cpu firmware which is 5705\n",
3710 __func__);
3711 return -EINVAL;
3712 }
3713
c4dab506 3714 if (tg3_flag(tp, 5705_PLUS) && tg3_asic_rev(tp) != ASIC_REV_57766)
997b4f13
MC		 3715 write_op = tg3_write_mem;
3716 else
3717 write_op = tg3_write_indirect_reg32;
3718
c4dab506
NS		 3719 if (tg3_asic_rev(tp) != ASIC_REV_57766) {
3720 /* It is possible that bootcode is still loading at this point.
3721 * Get the nvram lock first before halting the cpu.
3722 */
3723 int lock_err = tg3_nvram_lock(tp);
3724 err = tg3_halt_cpu(tp, cpu_base);
3725 if (!lock_err)
3726 tg3_nvram_unlock(tp);
3727 if (err)
3728 goto out;
997b4f13 3729
c4dab506
NS		 3730 for (i = 0; i < cpu_scratch_size; i += sizeof(u32))
3731 write_op(tp, cpu_scratch_base + i, 0);
3732 tw32(cpu_base + CPU_STATE, 0xffffffff);
3733 tw32(cpu_base + CPU_MODE,
3734 tr32(cpu_base + CPU_MODE) | CPU_MODE_HALT);
3735 } else {
3736 /* Subtract additional main header for fragmented firmware and
3737 * advance to the first fragment
3738 */
3739 total_len -= TG3_FW_HDR_LEN;
3740 fw_hdr++;
3741 }
77997ea3 3742
31f11a95
NS		 3743 do {
3744 u32 *fw_data = (u32 *)(fw_hdr + 1);
3745 for (i = 0; i < tg3_fw_data_len(tp, fw_hdr); i++)
3746 write_op(tp, cpu_scratch_base +
3747 (be32_to_cpu(fw_hdr->base_addr) & 0xffff) +
3748 (i * sizeof(u32)),
3749 be32_to_cpu(fw_data[i]));
3750
3751 total_len -= be32_to_cpu(fw_hdr->len);
3752
3753 /* Advance to next fragment */
3754 fw_hdr = (struct tg3_firmware_hdr *)
3755 ((void *)fw_hdr + be32_to_cpu(fw_hdr->len));
3756 } while (total_len > 0);
997b4f13
MC		 3757
3758 err = 0;
3759
3760out:
3761 return err;
3762}
3763
f4bffb28
NS		 3764/* tp->lock is held. */
3765static int tg3_pause_cpu_and_set_pc(struct tg3 *tp, u32 cpu_base, u32 pc)
3766{
3767 int i;
3768 const int iters = 5;
3769
3770 tw32(cpu_base + CPU_STATE, 0xffffffff);
3771 tw32_f(cpu_base + CPU_PC, pc);
3772
3773 for (i = 0; i < iters; i++) {
3774 if (tr32(cpu_base + CPU_PC) == pc)
3775 break;
3776 tw32(cpu_base + CPU_STATE, 0xffffffff);
3777 tw32(cpu_base + CPU_MODE, CPU_MODE_HALT);
3778 tw32_f(cpu_base + CPU_PC, pc);
3779 udelay(1000);
3780 }
3781
3782 return (i == iters) ? -EBUSY : 0;
3783}
3784
997b4f13
MC		 3785/* tp->lock is held. */
3786static int tg3_load_5701_a0_firmware_fix(struct tg3 *tp)
3787{
77997ea3 3788 const struct tg3_firmware_hdr *fw_hdr;
f4bffb28 3789 int err;
997b4f13 3790
77997ea3 3791 fw_hdr = (struct tg3_firmware_hdr *)tp->fw->data;
997b4f13
MC		 3792
3793 /* Firmware blob starts with version numbers, followed by
3794 start address and length. We are setting complete length.
3795 length = end_address_of_bss - start_address_of_text.
3796 Remainder is the blob to be loaded contiguously
3797 from start address. */
3798
997b4f13
MC		 3799 err = tg3_load_firmware_cpu(tp, RX_CPU_BASE,
3800 RX_CPU_SCRATCH_BASE, RX_CPU_SCRATCH_SIZE,
77997ea3 3801 fw_hdr);
997b4f13
MC		 3802 if (err)
3803 return err;
3804
3805 err = tg3_load_firmware_cpu(tp, TX_CPU_BASE,
3806 TX_CPU_SCRATCH_BASE, TX_CPU_SCRATCH_SIZE,
77997ea3 3807 fw_hdr);
997b4f13
MC		 3808 if (err)
3809 return err;
3810
3811 /* Now startup only the RX cpu. */
77997ea3
NS		 3812 err = tg3_pause_cpu_and_set_pc(tp, RX_CPU_BASE,
3813 be32_to_cpu(fw_hdr->base_addr));
f4bffb28 3814 if (err) {
997b4f13
MC		 3815 netdev_err(tp->dev, "%s fails to set RX CPU PC, is %08x "
3816 "should be %08x\n", __func__,
77997ea3
NS		 3817 tr32(RX_CPU_BASE + CPU_PC),
3818 be32_to_cpu(fw_hdr->base_addr));
997b4f13
MC		 3819 return -ENODEV;
3820 }
837c45bb
NS		 3821
3822 tg3_rxcpu_resume(tp);
997b4f13
MC		 3823
3824 return 0;
3825}
3826
c4dab506
NS		 3827static int tg3_validate_rxcpu_state(struct tg3 *tp)
3828{
3829 const int iters = 1000;
3830 int i;
3831 u32 val;
3832
3833 /* Wait for boot code to complete initialization and enter service
3834 * loop. It is then safe to download service patches
3835 */
3836 for (i = 0; i < iters; i++) {
3837 if (tr32(RX_CPU_HWBKPT) == TG3_SBROM_IN_SERVICE_LOOP)
3838 break;
3839
3840 udelay(10);
3841 }
3842
3843 if (i == iters) {
3844 netdev_err(tp->dev, "Boot code not ready for service patches\n");
3845 return -EBUSY;
3846 }
3847
3848 val = tg3_read_indirect_reg32(tp, TG3_57766_FW_HANDSHAKE);
3849 if (val & 0xff) {
3850 netdev_warn(tp->dev,
3851 "Other patches exist. Not downloading EEE patch\n");
3852 return -EEXIST;
3853 }
3854
3855 return 0;
3856}
3857
3858/* tp->lock is held. */
3859static void tg3_load_57766_firmware(struct tg3 *tp)
3860{
3861 struct tg3_firmware_hdr *fw_hdr;
3862
3863 if (!tg3_flag(tp, NO_NVRAM))
3864 return;
3865
3866 if (tg3_validate_rxcpu_state(tp))
3867 return;
3868
3869 if (!tp->fw)
3870 return;
3871
3872 /* This firmware blob has a different format than older firmware
3873 * releases as given below. The main difference is we have fragmented
3874 * data to be written to non-contiguous locations.
3875 *
3876 * In the beginning we have a firmware header identical to other
3877 * firmware which consists of version, base addr and length. The length
3878 * here is unused and set to 0xffffffff.
3879 *
3880 * This is followed by a series of firmware fragments which are
3881 * individually identical to previous firmware. i.e. they have the
3882 * firmware header and followed by data for that fragment. The version
3883 * field of the individual fragment header is unused.
3884 */
3885
3886 fw_hdr = (struct tg3_firmware_hdr *)tp->fw->data;
3887 if (be32_to_cpu(fw_hdr->base_addr) != TG3_57766_FW_BASE_ADDR)
3888 return;
3889
3890 if (tg3_rxcpu_pause(tp))
3891 return;
3892
3893 /* tg3_load_firmware_cpu() will always succeed for the 57766 */
3894 tg3_load_firmware_cpu(tp, 0, TG3_57766_FW_BASE_ADDR, 0, fw_hdr);
3895
3896 tg3_rxcpu_resume(tp);
3897}
3898
997b4f13
MC		 3899/* tp->lock is held. */
3900static int tg3_load_tso_firmware(struct tg3 *tp)
3901{
77997ea3 3902 const struct tg3_firmware_hdr *fw_hdr;
997b4f13 3903 unsigned long cpu_base, cpu_scratch_base, cpu_scratch_size;
f4bffb28 3904 int err;
997b4f13 3905
1caf13eb 3906 if (!tg3_flag(tp, FW_TSO))
997b4f13
MC		 3907 return 0;
3908
77997ea3 3909 fw_hdr = (struct tg3_firmware_hdr *)tp->fw->data;
997b4f13
MC		 3910
3911 /* Firmware blob starts with version numbers, followed by
3912 start address and length. We are setting complete length.
3913 length = end_address_of_bss - start_address_of_text.
3914 Remainder is the blob to be loaded contiguously
3915 from start address. */
3916
997b4f13 3917 cpu_scratch_size = tp->fw_len;
997b4f13 3918
4153577a 3919 if (tg3_asic_rev(tp) == ASIC_REV_5705) {
997b4f13
MC		 3920 cpu_base = RX_CPU_BASE;
3921 cpu_scratch_base = NIC_SRAM_MBUF_POOL_BASE5705;
3922 } else {
3923 cpu_base = TX_CPU_BASE;
3924 cpu_scratch_base = TX_CPU_SCRATCH_BASE;
3925 cpu_scratch_size = TX_CPU_SCRATCH_SIZE;
3926 }
3927
3928 err = tg3_load_firmware_cpu(tp, cpu_base,
3929 cpu_scratch_base, cpu_scratch_size,
77997ea3 3930 fw_hdr);
997b4f13
MC		 3931 if (err)
3932 return err;
3933
3934 /* Now startup the cpu. */
77997ea3
NS		 3935 err = tg3_pause_cpu_and_set_pc(tp, cpu_base,
3936 be32_to_cpu(fw_hdr->base_addr));
f4bffb28 3937 if (err) {
997b4f13
MC		 3938 netdev_err(tp->dev,
3939 "%s fails to set CPU PC, is %08x should be %08x\n",
77997ea3
NS		 3940 __func__, tr32(cpu_base + CPU_PC),
3941 be32_to_cpu(fw_hdr->base_addr));
997b4f13
MC		 3942 return -ENODEV;
3943 }
837c45bb
NS		 3944
3945 tg3_resume_cpu(tp, cpu_base);
997b4f13
MC		 3946 return 0;
3947}
3948
f022ae62
MC		 3949/* tp->lock is held. */
3950static void __tg3_set_one_mac_addr(struct tg3 *tp, u8 *mac_addr, int index)
3951{
3952 u32 addr_high, addr_low;
3953
3954 addr_high = ((mac_addr[0] << 8) | mac_addr[1]);
3955 addr_low = ((mac_addr[2] << 24) | (mac_addr[3] << 16) |
3956 (mac_addr[4] << 8) | mac_addr[5]);
3957
3958 if (index < 4) {
3959 tw32(MAC_ADDR_0_HIGH + (index * 8), addr_high);
3960 tw32(MAC_ADDR_0_LOW + (index * 8), addr_low);
3961 } else {
3962 index -= 4;
3963 tw32(MAC_EXTADDR_0_HIGH + (index * 8), addr_high);
3964 tw32(MAC_EXTADDR_0_LOW + (index * 8), addr_low);
3965 }
3966}
997b4f13 3967
3f007891 3968/* tp->lock is held. */
953c96e0 3969static void __tg3_set_mac_addr(struct tg3 *tp, bool skip_mac_1)
3f007891 3970{
f022ae62 3971 u32 addr_high;
3f007891
MC		 3972 int i;
3973
3f007891
MC		 3974 for (i = 0; i < 4; i++) {
3975 if (i == 1 && skip_mac_1)
3976 continue;
f022ae62 3977 __tg3_set_one_mac_addr(tp, tp->dev->dev_addr, i);
3f007891
MC		 3978 }
3979
4153577a
JP		 3980 if (tg3_asic_rev(tp) == ASIC_REV_5703 ||
3981 tg3_asic_rev(tp) == ASIC_REV_5704) {
f022ae62
MC		 3982 for (i = 4; i < 16; i++)
3983 __tg3_set_one_mac_addr(tp, tp->dev->dev_addr, i);
3f007891
MC		 3984 }
3985
3986 addr_high = (tp->dev->dev_addr[0] +
3987 tp->dev->dev_addr[1] +
3988 tp->dev->dev_addr[2] +
3989 tp->dev->dev_addr[3] +
3990 tp->dev->dev_addr[4] +
3991 tp->dev->dev_addr[5]) &
3992 TX_BACKOFF_SEED_MASK;
3993 tw32(MAC_TX_BACKOFF_SEED, addr_high);
3994}
3995
c866b7ea 3996static void tg3_enable_register_access(struct tg3 *tp)
1da177e4 3997{
c866b7ea
RW		 3998 /*
3999 * Make sure register accesses (indirect or otherwise) will function
4000 * correctly.
1da177e4
LT		 4001 */
4002 pci_write_config_dword(tp->pdev,
c866b7ea
RW		 4003 TG3PCI_MISC_HOST_CTRL, tp->misc_host_ctrl);
4004}
1da177e4 4005
c866b7ea
RW		 4006static int tg3_power_up(struct tg3 *tp)
4007{
bed9829f 4008 int err;
8c6bda1a 4009
bed9829f 4010 tg3_enable_register_access(tp);
1da177e4 4011
bed9829f
MC		 4012 err = pci_set_power_state(tp->pdev, PCI_D0);
4013 if (!err) {
4014 /* Switch out of Vaux if it is a NIC */
4015 tg3_pwrsrc_switch_to_vmain(tp);
4016 } else {
4017 netdev_err(tp->dev, "Transition to D0 failed\n");
4018 }
1da177e4 4019
bed9829f 4020 return err;
c866b7ea 4021}
1da177e4 4022
953c96e0 4023static int tg3_setup_phy(struct tg3 *, bool);
4b409522 4024
c866b7ea
RW		 4025static int tg3_power_down_prepare(struct tg3 *tp)
4026{
4027 u32 misc_host_ctrl;
4028 bool device_should_wake, do_low_power;
4029
4030 tg3_enable_register_access(tp);
5e7dfd0f
MC		 4031
4032 /* Restore the CLKREQ setting. */
0f49bfbd
JL		 4033 if (tg3_flag(tp, CLKREQ_BUG))
4034 pcie_capability_set_word(tp->pdev, PCI_EXP_LNKCTL,
4035 PCI_EXP_LNKCTL_CLKREQ_EN);
5e7dfd0f 4036
1da177e4
LT		 4037 misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
4038 tw32(TG3PCI_MISC_HOST_CTRL,
4039 misc_host_ctrl | MISC_HOST_CTRL_MASK_PCI_INT);
4040
c866b7ea 4041 device_should_wake = device_may_wakeup(&tp->pdev->dev) &&
63c3a66f 4042 tg3_flag(tp, WOL_ENABLE);
05ac4cb7 4043
63c3a66f 4044 if (tg3_flag(tp, USE_PHYLIB)) {
0a459aac 4045 do_low_power = false;
f07e9af3 4046 if ((tp->phy_flags & TG3_PHYFLG_IS_CONNECTED) &&
80096068 4047 !(tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)) {
b02fd9e3 4048 struct phy_device *phydev;
0a459aac 4049 u32 phyid, advertising;
b02fd9e3 4050
ead2402c 4051 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
b02fd9e3 4052
80096068 4053 tp->phy_flags |= TG3_PHYFLG_IS_LOW_POWER;
b02fd9e3 4054
c6700ce2
MC		 4055 tp->link_config.speed = phydev->speed;
4056 tp->link_config.duplex = phydev->duplex;
4057 tp->link_config.autoneg = phydev->autoneg;
4058 tp->link_config.advertising = phydev->advertising;
b02fd9e3
MC		 4059
4060 advertising = ADVERTISED_TP |
4061 ADVERTISED_Pause |
4062 ADVERTISED_Autoneg |
4063 ADVERTISED_10baseT_Half;
4064
63c3a66f
JP		 4065 if (tg3_flag(tp, ENABLE_ASF) || device_should_wake) {
4066 if (tg3_flag(tp, WOL_SPEED_100MB))
b02fd9e3
MC		 4067 advertising |=
4068 ADVERTISED_100baseT_Half |
4069 ADVERTISED_100baseT_Full |
4070 ADVERTISED_10baseT_Full;
4071 else
4072 advertising |= ADVERTISED_10baseT_Full;
4073 }
4074
4075 phydev->advertising = advertising;
4076
4077 phy_start_aneg(phydev);
0a459aac
MC		 4078
4079 phyid = phydev->drv->phy_id & phydev->drv->phy_id_mask;
6a443a0f
MC		 4080 if (phyid != PHY_ID_BCMAC131) {
4081 phyid &= PHY_BCM_OUI_MASK;
4082 if (phyid == PHY_BCM_OUI_1 ||
4083 phyid == PHY_BCM_OUI_2 ||
4084 phyid == PHY_BCM_OUI_3)
0a459aac
MC		 4085 do_low_power = true;
4086 }
b02fd9e3 4087 }
dd477003 4088 } else {
2023276e 4089 do_low_power = true;
0a459aac 4090
c6700ce2 4091 if (!(tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER))
80096068 4092 tp->phy_flags |= TG3_PHYFLG_IS_LOW_POWER;
1da177e4 4093
2855b9fe 4094 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES))
953c96e0 4095 tg3_setup_phy(tp, false);
1da177e4
LT		 4096 }
4097
4153577a 4098 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
b5d3772c
MC		 4099 u32 val;
4100
4101 val = tr32(GRC_VCPU_EXT_CTRL);
4102 tw32(GRC_VCPU_EXT_CTRL, val | GRC_VCPU_EXT_CTRL_DISABLE_WOL);
63c3a66f 4103 } else if (!tg3_flag(tp, ENABLE_ASF)) {
6921d201
MC		 4104 int i;
4105 u32 val;
4106
4107 for (i = 0; i < 200; i++) {
4108 tg3_read_mem(tp, NIC_SRAM_FW_ASF_STATUS_MBOX, &val);
4109 if (val == ~NIC_SRAM_FIRMWARE_MBOX_MAGIC1)
4110 break;
4111 msleep(1);
4112 }
4113 }
63c3a66f 4114 if (tg3_flag(tp, WOL_CAP))
a85feb8c
GZ		 4115 tg3_write_mem(tp, NIC_SRAM_WOL_MBOX, WOL_SIGNATURE |
4116 WOL_DRV_STATE_SHUTDOWN |
4117 WOL_DRV_WOL |
4118 WOL_SET_MAGIC_PKT);
6921d201 4119
05ac4cb7 4120 if (device_should_wake) {
1da177e4
LT		 4121 u32 mac_mode;
4122
f07e9af3 4123 if (!(tp->phy_flags & TG3_PHYFLG_PHY_SERDES)) {
b4bd2929
MC		 4124 if (do_low_power &&
4125 !(tp->phy_flags & TG3_PHYFLG_IS_FET)) {
4126 tg3_phy_auxctl_write(tp,
4127 MII_TG3_AUXCTL_SHDWSEL_PWRCTL,
4128 MII_TG3_AUXCTL_PCTL_WOL_EN |
4129 MII_TG3_AUXCTL_PCTL_100TX_LPWR |
4130 MII_TG3_AUXCTL_PCTL_CL_AB_TXDAC);
dd477003
MC		 4131 udelay(40);
4132 }
1da177e4 4133
f07e9af3 4134 if (tp->phy_flags & TG3_PHYFLG_MII_SERDES)
3f7045c1 4135 mac_mode = MAC_MODE_PORT_MODE_GMII;
942d1af0
NS		 4136 else if (tp->phy_flags &
4137 TG3_PHYFLG_KEEP_LINK_ON_PWRDN) {
4138 if (tp->link_config.active_speed == SPEED_1000)
4139 mac_mode = MAC_MODE_PORT_MODE_GMII;
4140 else
4141 mac_mode = MAC_MODE_PORT_MODE_MII;
4142 } else
3f7045c1 4143 mac_mode = MAC_MODE_PORT_MODE_MII;
1da177e4 4144
e8f3f6ca 4145 mac_mode |= tp->mac_mode & MAC_MODE_LINK_POLARITY;
4153577a 4146 if (tg3_asic_rev(tp) == ASIC_REV_5700) {
63c3a66f 4147 u32 speed = tg3_flag(tp, WOL_SPEED_100MB) ?
e8f3f6ca
MC		 4148 SPEED_100 : SPEED_10;
4149 if (tg3_5700_link_polarity(tp, speed))
4150 mac_mode |= MAC_MODE_LINK_POLARITY;
4151 else
4152 mac_mode &= ~MAC_MODE_LINK_POLARITY;
4153 }
1da177e4
LT		 4154 } else {
4155 mac_mode = MAC_MODE_PORT_MODE_TBI;
4156 }
4157
63c3a66f 4158 if (!tg3_flag(tp, 5750_PLUS))
1da177e4
LT		 4159 tw32(MAC_LED_CTRL, tp->led_ctrl);
4160
05ac4cb7 4161 mac_mode |= MAC_MODE_MAGIC_PKT_ENABLE;
63c3a66f
JP		 4162 if ((tg3_flag(tp, 5705_PLUS) && !tg3_flag(tp, 5780_CLASS)) &&
4163 (tg3_flag(tp, ENABLE_ASF) || tg3_flag(tp, ENABLE_APE)))
05ac4cb7 4164 mac_mode |= MAC_MODE_KEEP_FRAME_IN_WOL;
1da177e4 4165
63c3a66f 4166 if (tg3_flag(tp, ENABLE_APE))
d2394e6b
MC		 4167 mac_mode |= MAC_MODE_APE_TX_EN |
4168 MAC_MODE_APE_RX_EN |
4169 MAC_MODE_TDE_ENABLE;
3bda1258 4170
1da177e4
LT		 4171 tw32_f(MAC_MODE, mac_mode);
4172 udelay(100);
4173
4174 tw32_f(MAC_RX_MODE, RX_MODE_ENABLE);
4175 udelay(10);
4176 }
4177
63c3a66f 4178 if (!tg3_flag(tp, WOL_SPEED_100MB) &&
4153577a
JP		 4179 (tg3_asic_rev(tp) == ASIC_REV_5700 ||
4180 tg3_asic_rev(tp) == ASIC_REV_5701)) {
1da177e4
LT		 4181 u32 base_val;
4182
4183 base_val = tp->pci_clock_ctrl;
4184 base_val |= (CLOCK_CTRL_RXCLK_DISABLE |
4185 CLOCK_CTRL_TXCLK_DISABLE);
4186
b401e9e2
MC		 4187 tw32_wait_f(TG3PCI_CLOCK_CTRL, base_val | CLOCK_CTRL_ALTCLK |
4188 CLOCK_CTRL_PWRDOWN_PLL133, 40);
63c3a66f
JP		 4189 } else if (tg3_flag(tp, 5780_CLASS) ||
4190 tg3_flag(tp, CPMU_PRESENT) ||
4153577a 4191 tg3_asic_rev(tp) == ASIC_REV_5906) {
4cf78e4f 4192 /* do nothing */
63c3a66f 4193 } else if (!(tg3_flag(tp, 5750_PLUS) && tg3_flag(tp, ENABLE_ASF))) {
1da177e4
LT		 4194 u32 newbits1, newbits2;
4195
4153577a
JP		 4196 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
4197 tg3_asic_rev(tp) == ASIC_REV_5701) {
1da177e4
LT		 4198 newbits1 = (CLOCK_CTRL_RXCLK_DISABLE |
4199 CLOCK_CTRL_TXCLK_DISABLE |
4200 CLOCK_CTRL_ALTCLK);
4201 newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
63c3a66f 4202 } else if (tg3_flag(tp, 5705_PLUS)) {
1da177e4
LT		 4203 newbits1 = CLOCK_CTRL_625_CORE;
4204 newbits2 = newbits1 | CLOCK_CTRL_ALTCLK;
4205 } else {
4206 newbits1 = CLOCK_CTRL_ALTCLK;
4207 newbits2 = newbits1 | CLOCK_CTRL_44MHZ_CORE;
4208 }
4209
b401e9e2
MC		 4210 tw32_wait_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl | newbits1,
4211 40);
1da177e4 4212
b401e9e2
MC		 4213 tw32_wait_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl | newbits2,
4214 40);
1da177e4 4215
63c3a66f 4216 if (!tg3_flag(tp, 5705_PLUS)) {
1da177e4
LT		 4217 u32 newbits3;
4218
4153577a
JP		 4219 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
4220 tg3_asic_rev(tp) == ASIC_REV_5701) {
1da177e4
LT		 4221 newbits3 = (CLOCK_CTRL_RXCLK_DISABLE |
4222 CLOCK_CTRL_TXCLK_DISABLE |
4223 CLOCK_CTRL_44MHZ_CORE);
4224 } else {
4225 newbits3 = CLOCK_CTRL_44MHZ_CORE;
4226 }
4227
b401e9e2
MC		 4228 tw32_wait_f(TG3PCI_CLOCK_CTRL,
4229 tp->pci_clock_ctrl | newbits3, 40);
1da177e4
LT		 4230 }
4231 }
4232
63c3a66f 4233 if (!(device_should_wake) && !tg3_flag(tp, ENABLE_ASF))
0a459aac 4234 tg3_power_down_phy(tp, do_low_power);
6921d201 4235
cd0d7228 4236 tg3_frob_aux_power(tp, true);
1da177e4
LT		 4237
4238 /* Workaround for unstable PLL clock */
7e6c63f0 4239 if ((!tg3_flag(tp, IS_SSB_CORE)) &&
4153577a
JP		 4240 ((tg3_chip_rev(tp) == CHIPREV_5750_AX) ||
4241 (tg3_chip_rev(tp) == CHIPREV_5750_BX))) {
1da177e4
LT		 4242 u32 val = tr32(0x7d00);
4243
4244 val &= ~((1 << 16) | (1 << 4) | (1 << 2) | (1 << 1) | 1);
4245 tw32(0x7d00, val);
63c3a66f 4246 if (!tg3_flag(tp, ENABLE_ASF)) {
ec41c7df
MC		 4247 int err;
4248
4249 err = tg3_nvram_lock(tp);
1da177e4 4250 tg3_halt_cpu(tp, RX_CPU_BASE);
ec41c7df
MC		 4251 if (!err)
4252 tg3_nvram_unlock(tp);
6921d201 4253 }
1da177e4
LT		 4254 }
4255
bbadf503
MC		 4256 tg3_write_sig_post_reset(tp, RESET_KIND_SHUTDOWN);
4257
2e460fc0
NS		 4258 tg3_ape_driver_state_change(tp, RESET_KIND_SHUTDOWN);
4259
c866b7ea
RW		 4260 return 0;
4261}
12dac075 4262
c866b7ea
RW		 4263static void tg3_power_down(struct tg3 *tp)
4264{
63c3a66f 4265 pci_wake_from_d3(tp->pdev, tg3_flag(tp, WOL_ENABLE));
c866b7ea 4266 pci_set_power_state(tp->pdev, PCI_D3hot);
1da177e4
LT		 4267}
4268
1da177e4
LT		 4269static void tg3_aux_stat_to_speed_duplex(struct tg3 *tp, u32 val, u16 *speed, u8 *duplex)
4270{
4271 switch (val & MII_TG3_AUX_STAT_SPDMASK) {
4272 case MII_TG3_AUX_STAT_10HALF:
4273 *speed = SPEED_10;
4274 *duplex = DUPLEX_HALF;
4275 break;
4276
4277 case MII_TG3_AUX_STAT_10FULL:
4278 *speed = SPEED_10;
4279 *duplex = DUPLEX_FULL;
4280 break;
4281
4282 case MII_TG3_AUX_STAT_100HALF:
4283 *speed = SPEED_100;
4284 *duplex = DUPLEX_HALF;
4285 break;
4286
4287 case MII_TG3_AUX_STAT_100FULL:
4288 *speed = SPEED_100;
4289 *duplex = DUPLEX_FULL;
4290 break;
4291
4292 case MII_TG3_AUX_STAT_1000HALF:
4293 *speed = SPEED_1000;
4294 *duplex = DUPLEX_HALF;
4295 break;
4296
4297 case MII_TG3_AUX_STAT_1000FULL:
4298 *speed = SPEED_1000;
4299 *duplex = DUPLEX_FULL;
4300 break;
4301
4302 default:
f07e9af3 4303 if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
715116a1
MC		 4304 *speed = (val & MII_TG3_AUX_STAT_100) ? SPEED_100 :
4305 SPEED_10;
4306 *duplex = (val & MII_TG3_AUX_STAT_FULL) ? DUPLEX_FULL :
4307 DUPLEX_HALF;
4308 break;
4309 }
e740522e
MC		 4310 *speed = SPEED_UNKNOWN;
4311 *duplex = DUPLEX_UNKNOWN;
1da177e4 4312 break;
855e1111 4313 }
1da177e4
LT		 4314}
4315
42b64a45 4316static int tg3_phy_autoneg_cfg(struct tg3 *tp, u32 advertise, u32 flowctrl)
1da177e4 4317{
42b64a45
MC		 4318 int err = 0;
4319 u32 val, new_adv;
1da177e4 4320
42b64a45 4321 new_adv = ADVERTISE_CSMA;
202ff1c2 4322 new_adv |= ethtool_adv_to_mii_adv_t(advertise) & ADVERTISE_ALL;
f88788f0 4323 new_adv |= mii_advertise_flowctrl(flowctrl);
1da177e4 4324
42b64a45
MC		 4325 err = tg3_writephy(tp, MII_ADVERTISE, new_adv);
4326 if (err)
4327 goto done;
ba4d07a8 4328
4f272096
MC		 4329 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
4330 new_adv = ethtool_adv_to_mii_ctrl1000_t(advertise);
ba4d07a8 4331
4153577a
JP		 4332 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0 ||
4333 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B0)
4f272096 4334 new_adv |= CTL1000_AS_MASTER | CTL1000_ENABLE_MASTER;
ba4d07a8 4335
4f272096
MC		 4336 err = tg3_writephy(tp, MII_CTRL1000, new_adv);
4337 if (err)
4338 goto done;
4339 }
1da177e4 4340
42b64a45
MC		 4341 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP))
4342 goto done;
52b02d04 4343
42b64a45
MC		 4344 tw32(TG3_CPMU_EEE_MODE,
4345 tr32(TG3_CPMU_EEE_MODE) & ~TG3_CPMU_EEEMD_LPI_ENABLE);
52b02d04 4346
daf3ec68 4347 err = tg3_phy_toggle_auxctl_smdsp(tp, true);
42b64a45
MC		 4348 if (!err) {
4349 u32 err2;
52b02d04 4350
b715ce94
MC		 4351 val = 0;
4352 /* Advertise 100-BaseTX EEE ability */
4353 if (advertise & ADVERTISED_100baseT_Full)
4354 val |= MDIO_AN_EEE_ADV_100TX;
4355 /* Advertise 1000-BaseT EEE ability */
4356 if (advertise & ADVERTISED_1000baseT_Full)
4357 val |= MDIO_AN_EEE_ADV_1000T;
9e2ecbeb
NS		 4358
4359 if (!tp->eee.eee_enabled) {
4360 val = 0;
4361 tp->eee.advertised = 0;
4362 } else {
4363 tp->eee.advertised = advertise &
4364 (ADVERTISED_100baseT_Full |
4365 ADVERTISED_1000baseT_Full);
4366 }
4367
b715ce94
MC		 4368 err = tg3_phy_cl45_write(tp, MDIO_MMD_AN, MDIO_AN_EEE_ADV, val);
4369 if (err)
4370 val = 0;
4371
4153577a 4372 switch (tg3_asic_rev(tp)) {
21a00ab2
MC		 4373 case ASIC_REV_5717:
4374 case ASIC_REV_57765:
55086ad9 4375 case ASIC_REV_57766:
21a00ab2 4376 case ASIC_REV_5719:
b715ce94
MC		 4377 /* If we advertised any eee advertisements above... */
4378 if (val)
4379 val = MII_TG3_DSP_TAP26_ALNOKO |
4380 MII_TG3_DSP_TAP26_RMRXSTO |
4381 MII_TG3_DSP_TAP26_OPCSINPT;
21a00ab2 4382 tg3_phydsp_write(tp, MII_TG3_DSP_TAP26, val);
be671947
MC		 4383 /* Fall through */
4384 case ASIC_REV_5720:
c65a17f4 4385 case ASIC_REV_5762:
be671947
MC		 4386 if (!tg3_phydsp_read(tp, MII_TG3_DSP_CH34TP2, &val))
4387 tg3_phydsp_write(tp, MII_TG3_DSP_CH34TP2, val |
4388 MII_TG3_DSP_CH34TP2_HIBW01);
21a00ab2 4389 }
52b02d04 4390
daf3ec68 4391 err2 = tg3_phy_toggle_auxctl_smdsp(tp, false);
42b64a45
MC		 4392 if (!err)
4393 err = err2;
4394 }
4395
4396done:
4397 return err;
4398}
4399
4400static void tg3_phy_copper_begin(struct tg3 *tp)
4401{
d13ba512
MC		 4402 if (tp->link_config.autoneg == AUTONEG_ENABLE ||
4403 (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)) {
4404 u32 adv, fc;
4405
942d1af0
NS		 4406 if ((tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER) &&
4407 !(tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN)) {
d13ba512
MC		 4408 adv = ADVERTISED_10baseT_Half |
4409 ADVERTISED_10baseT_Full;
4410 if (tg3_flag(tp, WOL_SPEED_100MB))
4411 adv |= ADVERTISED_100baseT_Half |
4412 ADVERTISED_100baseT_Full;
7c786065
NS		 4413 if (tp->phy_flags & TG3_PHYFLG_1G_ON_VAUX_OK) {
4414 if (!(tp->phy_flags &
4415 TG3_PHYFLG_DISABLE_1G_HD_ADV))
4416 adv |= ADVERTISED_1000baseT_Half;
4417 adv |= ADVERTISED_1000baseT_Full;
4418 }
d13ba512
MC		 4419
4420 fc = FLOW_CTRL_TX | FLOW_CTRL_RX;
42b64a45 4421 } else {
d13ba512
MC		 4422 adv = tp->link_config.advertising;
4423 if (tp->phy_flags & TG3_PHYFLG_10_100_ONLY)
4424 adv &= ~(ADVERTISED_1000baseT_Half |
4425 ADVERTISED_1000baseT_Full);
4426
4427 fc = tp->link_config.flowctrl;
52b02d04 4428 }
52b02d04 4429
d13ba512 4430 tg3_phy_autoneg_cfg(tp, adv, fc);
52b02d04 4431
942d1af0
NS		 4432 if ((tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER) &&
4433 (tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN)) {
4434 /* Normally during power down we want to autonegotiate
4435 * the lowest possible speed for WOL. However, to avoid
4436 * link flap, we leave it untouched.
4437 */
4438 return;
4439 }
4440
d13ba512
MC		 4441 tg3_writephy(tp, MII_BMCR,
4442 BMCR_ANENABLE | BMCR_ANRESTART);
4443 } else {
4444 int i;
1da177e4
LT		 4445 u32 bmcr, orig_bmcr;
4446
4447 tp->link_config.active_speed = tp->link_config.speed;
4448 tp->link_config.active_duplex = tp->link_config.duplex;
4449
7c6cdead
NS		 4450 if (tg3_asic_rev(tp) == ASIC_REV_5714) {
4451 /* With autoneg disabled, 5715 only links up when the
4452 * advertisement register has the configured speed
4453 * enabled.
4454 */
4455 tg3_writephy(tp, MII_ADVERTISE, ADVERTISE_ALL);
4456 }
4457
1da177e4
LT		 4458 bmcr = 0;
4459 switch (tp->link_config.speed) {
4460 default:
4461 case SPEED_10:
4462 break;
4463
4464 case SPEED_100:
4465 bmcr |= BMCR_SPEED100;
4466 break;
4467
4468 case SPEED_1000:
221c5637 4469 bmcr |= BMCR_SPEED1000;
1da177e4 4470 break;
855e1111 4471 }
1da177e4
LT		 4472
4473 if (tp->link_config.duplex == DUPLEX_FULL)
4474 bmcr |= BMCR_FULLDPLX;
4475
4476 if (!tg3_readphy(tp, MII_BMCR, &orig_bmcr) &&
4477 (bmcr != orig_bmcr)) {
4478 tg3_writephy(tp, MII_BMCR, BMCR_LOOPBACK);
4479 for (i = 0; i < 1500; i++) {
4480 u32 tmp;
4481
4482 udelay(10);
4483 if (tg3_readphy(tp, MII_BMSR, &tmp) ||
4484 tg3_readphy(tp, MII_BMSR, &tmp))
4485 continue;
4486 if (!(tmp & BMSR_LSTATUS)) {
4487 udelay(40);
4488 break;
4489 }
4490 }
4491 tg3_writephy(tp, MII_BMCR, bmcr);
4492 udelay(40);
4493 }
1da177e4
LT		 4494 }
4495}
4496
fdad8de4
NS		 4497static int tg3_phy_pull_config(struct tg3 *tp)
4498{
4499 int err;
4500 u32 val;
4501
4502 err = tg3_readphy(tp, MII_BMCR, &val);
4503 if (err)
4504 goto done;
4505
4506 if (!(val & BMCR_ANENABLE)) {
4507 tp->link_config.autoneg = AUTONEG_DISABLE;
4508 tp->link_config.advertising = 0;
4509 tg3_flag_clear(tp, PAUSE_AUTONEG);
4510
4511 err = -EIO;
4512
4513 switch (val & (BMCR_SPEED1000 | BMCR_SPEED100)) {
4514 case 0:
4515 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES)
4516 goto done;
4517
4518 tp->link_config.speed = SPEED_10;
4519 break;
4520 case BMCR_SPEED100:
4521 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES)
4522 goto done;
4523
4524 tp->link_config.speed = SPEED_100;
4525 break;
4526 case BMCR_SPEED1000:
4527 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
4528 tp->link_config.speed = SPEED_1000;
4529 break;
4530 }
4531 /* Fall through */
4532 default:
4533 goto done;
4534 }
4535
4536 if (val & BMCR_FULLDPLX)
4537 tp->link_config.duplex = DUPLEX_FULL;
4538 else
4539 tp->link_config.duplex = DUPLEX_HALF;
4540
4541 tp->link_config.flowctrl = FLOW_CTRL_RX | FLOW_CTRL_TX;
4542
4543 err = 0;
4544 goto done;
4545 }
4546
4547 tp->link_config.autoneg = AUTONEG_ENABLE;
4548 tp->link_config.advertising = ADVERTISED_Autoneg;
4549 tg3_flag_set(tp, PAUSE_AUTONEG);
4550
4551 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES)) {
4552 u32 adv;
4553
4554 err = tg3_readphy(tp, MII_ADVERTISE, &val);
4555 if (err)
4556 goto done;
4557
4558 adv = mii_adv_to_ethtool_adv_t(val & ADVERTISE_ALL);
4559 tp->link_config.advertising |= adv | ADVERTISED_TP;
4560
4561 tp->link_config.flowctrl = tg3_decode_flowctrl_1000T(val);
4562 } else {
4563 tp->link_config.advertising |= ADVERTISED_FIBRE;
4564 }
4565
4566 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
4567 u32 adv;
4568
4569 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES)) {
4570 err = tg3_readphy(tp, MII_CTRL1000, &val);
4571 if (err)
4572 goto done;
4573
4574 adv = mii_ctrl1000_to_ethtool_adv_t(val);
4575 } else {
4576 err = tg3_readphy(tp, MII_ADVERTISE, &val);
4577 if (err)
4578 goto done;
4579
4580 adv = tg3_decode_flowctrl_1000X(val);
4581 tp->link_config.flowctrl = adv;
4582
4583 val &= (ADVERTISE_1000XHALF | ADVERTISE_1000XFULL);
4584 adv = mii_adv_to_ethtool_adv_x(val);
4585 }
4586
4587 tp->link_config.advertising |= adv;
4588 }
4589
4590done:
4591 return err;
4592}
4593
1da177e4
LT		 4594static int tg3_init_5401phy_dsp(struct tg3 *tp)
4595{
4596 int err;
4597
4598 /* Turn off tap power management. */
4599 /* Set Extended packet length bit */
b4bd2929 4600 err = tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_AUXCTL, 0x4c20);
1da177e4 4601
6ee7c0a0
MC		 4602 err |= tg3_phydsp_write(tp, 0x0012, 0x1804);
4603 err |= tg3_phydsp_write(tp, 0x0013, 0x1204);
4604 err |= tg3_phydsp_write(tp, 0x8006, 0x0132);
4605 err |= tg3_phydsp_write(tp, 0x8006, 0x0232);
4606 err |= tg3_phydsp_write(tp, 0x201f, 0x0a20);
1da177e4
LT		 4607
4608 udelay(40);
4609
4610 return err;
4611}
4612
ed1ff5c3
NS		 4613static bool tg3_phy_eee_config_ok(struct tg3 *tp)
4614{
5b6c273a 4615 struct ethtool_eee eee;
ed1ff5c3
NS		 4616
4617 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP))
4618 return true;
4619
5b6c273a 4620 tg3_eee_pull_config(tp, &eee);
ed1ff5c3 4621
5b6c273a
NS		 4622 if (tp->eee.eee_enabled) {
4623 if (tp->eee.advertised != eee.advertised ||
4624 tp->eee.tx_lpi_timer != eee.tx_lpi_timer ||
4625 tp->eee.tx_lpi_enabled != eee.tx_lpi_enabled)
4626 return false;
4627 } else {
4628 /* EEE is disabled but we're advertising */
4629 if (eee.advertised)
4630 return false;
4631 }
ed1ff5c3
NS		 4632
4633 return true;
4634}
4635
e2bf73e7 4636static bool tg3_phy_copper_an_config_ok(struct tg3 *tp, u32 *lcladv)
1da177e4 4637{
e2bf73e7 4638 u32 advmsk, tgtadv, advertising;
3600d918 4639
e2bf73e7
MC		 4640 advertising = tp->link_config.advertising;
4641 tgtadv = ethtool_adv_to_mii_adv_t(advertising) & ADVERTISE_ALL;
1da177e4 4642
e2bf73e7
MC		 4643 advmsk = ADVERTISE_ALL;
4644 if (tp->link_config.active_duplex == DUPLEX_FULL) {
f88788f0 4645 tgtadv |= mii_advertise_flowctrl(tp->link_config.flowctrl);
e2bf73e7
MC		 4646 advmsk |= ADVERTISE_PAUSE_CAP | ADVERTISE_PAUSE_ASYM;
4647 }
1da177e4 4648
e2bf73e7
MC		 4649 if (tg3_readphy(tp, MII_ADVERTISE, lcladv))
4650 return false;
4651
4652 if ((*lcladv & advmsk) != tgtadv)
4653 return false;
b99d2a57 4654
f07e9af3 4655 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
1da177e4
LT		 4656 u32 tg3_ctrl;
4657
e2bf73e7 4658 tgtadv = ethtool_adv_to_mii_ctrl1000_t(advertising);
3600d918 4659
221c5637 4660 if (tg3_readphy(tp, MII_CTRL1000, &tg3_ctrl))
e2bf73e7 4661 return false;
1da177e4 4662
3198e07f 4663 if (tgtadv &&
4153577a
JP		 4664 (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0 ||
4665 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B0)) {
3198e07f
MC		 4666 tgtadv |= CTL1000_AS_MASTER | CTL1000_ENABLE_MASTER;
4667 tg3_ctrl &= (ADVERTISE_1000HALF | ADVERTISE_1000FULL |
4668 CTL1000_AS_MASTER | CTL1000_ENABLE_MASTER);
4669 } else {
4670 tg3_ctrl &= (ADVERTISE_1000HALF | ADVERTISE_1000FULL);
4671 }
4672
e2bf73e7
MC		 4673 if (tg3_ctrl != tgtadv)
4674 return false;
ef167e27
MC		 4675 }
4676
e2bf73e7 4677 return true;
ef167e27
MC		 4678}
4679
859edb26
MC		 4680static bool tg3_phy_copper_fetch_rmtadv(struct tg3 *tp, u32 *rmtadv)
4681{
4682 u32 lpeth = 0;
4683
4684 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
4685 u32 val;
4686
4687 if (tg3_readphy(tp, MII_STAT1000, &val))
4688 return false;
4689
4690 lpeth = mii_stat1000_to_ethtool_lpa_t(val);
4691 }
4692
4693 if (tg3_readphy(tp, MII_LPA, rmtadv))
4694 return false;
4695
4696 lpeth |= mii_lpa_to_ethtool_lpa_t(*rmtadv);
4697 tp->link_config.rmt_adv = lpeth;
4698
4699 return true;
4700}
4701
953c96e0 4702static bool tg3_test_and_report_link_chg(struct tg3 *tp, bool curr_link_up)
f4a46d1f
NNS		 4703{
4704 if (curr_link_up != tp->link_up) {
4705 if (curr_link_up) {
84421b99 4706 netif_carrier_on(tp->dev);
f4a46d1f 4707 } else {
84421b99 4708 netif_carrier_off(tp->dev);
f4a46d1f
NNS		 4709 if (tp->phy_flags & TG3_PHYFLG_MII_SERDES)
4710 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
4711 }
4712
4713 tg3_link_report(tp);
4714 return true;
4715 }
4716
4717 return false;
4718}
4719
3310e248
MC		 4720static void tg3_clear_mac_status(struct tg3 *tp)
4721{
4722 tw32(MAC_EVENT, 0);
4723
4724 tw32_f(MAC_STATUS,
4725 MAC_STATUS_SYNC_CHANGED |
4726 MAC_STATUS_CFG_CHANGED |
4727 MAC_STATUS_MI_COMPLETION |
4728 MAC_STATUS_LNKSTATE_CHANGED);
4729 udelay(40);
4730}
4731
9e2ecbeb
NS		 4732static void tg3_setup_eee(struct tg3 *tp)
4733{
4734 u32 val;
4735
4736 val = TG3_CPMU_EEE_LNKIDL_PCIE_NL0 |
4737 TG3_CPMU_EEE_LNKIDL_UART_IDL;
4738 if (tg3_chip_rev_id(tp) == CHIPREV_ID_57765_A0)
4739 val |= TG3_CPMU_EEE_LNKIDL_APE_TX_MT;
4740
4741 tw32_f(TG3_CPMU_EEE_LNKIDL_CTRL, val);
4742
4743 tw32_f(TG3_CPMU_EEE_CTRL,
4744 TG3_CPMU_EEE_CTRL_EXIT_20_1_US);
4745
4746 val = TG3_CPMU_EEEMD_ERLY_L1_XIT_DET |
4747 (tp->eee.tx_lpi_enabled ? TG3_CPMU_EEEMD_LPI_IN_TX : 0) |
4748 TG3_CPMU_EEEMD_LPI_IN_RX |
4749 TG3_CPMU_EEEMD_EEE_ENABLE;
4750
4751 if (tg3_asic_rev(tp) != ASIC_REV_5717)
4752 val |= TG3_CPMU_EEEMD_SND_IDX_DET_EN;
4753
4754 if (tg3_flag(tp, ENABLE_APE))
4755 val |= TG3_CPMU_EEEMD_APE_TX_DET_EN;
4756
4757 tw32_f(TG3_CPMU_EEE_MODE, tp->eee.eee_enabled ? val : 0);
4758
4759 tw32_f(TG3_CPMU_EEE_DBTMR1,
4760 TG3_CPMU_DBTMR1_PCIEXIT_2047US |
4761 (tp->eee.tx_lpi_timer & 0xffff));
4762
4763 tw32_f(TG3_CPMU_EEE_DBTMR2,
4764 TG3_CPMU_DBTMR2_APE_TX_2047US |
4765 TG3_CPMU_DBTMR2_TXIDXEQ_2047US);
4766}
4767
953c96e0 4768static int tg3_setup_copper_phy(struct tg3 *tp, bool force_reset)
1da177e4 4769{
953c96e0 4770 bool current_link_up;
f833c4c1 4771 u32 bmsr, val;
ef167e27 4772 u32 lcl_adv, rmt_adv;
1da177e4
LT		 4773 u16 current_speed;
4774 u8 current_duplex;
4775 int i, err;
4776
3310e248 4777 tg3_clear_mac_status(tp);
1da177e4 4778
8ef21428
MC		 4779 if ((tp->mi_mode & MAC_MI_MODE_AUTO_POLL) != 0) {
4780 tw32_f(MAC_MI_MODE,
4781 (tp->mi_mode & ~MAC_MI_MODE_AUTO_POLL));
4782 udelay(80);
4783 }
1da177e4 4784
b4bd2929 4785 tg3_phy_auxctl_write(tp, MII_TG3_AUXCTL_SHDWSEL_PWRCTL, 0);
1da177e4
LT		 4786
4787 /* Some third-party PHYs need to be reset on link going
4788 * down.
4789 */
4153577a
JP		 4790 if ((tg3_asic_rev(tp) == ASIC_REV_5703 ||
4791 tg3_asic_rev(tp) == ASIC_REV_5704 ||
4792 tg3_asic_rev(tp) == ASIC_REV_5705) &&
f4a46d1f 4793 tp->link_up) {
1da177e4
LT		 4794 tg3_readphy(tp, MII_BMSR, &bmsr);
4795 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
4796 !(bmsr & BMSR_LSTATUS))
953c96e0 4797 force_reset = true;
1da177e4
LT		 4798 }
4799 if (force_reset)
4800 tg3_phy_reset(tp);
4801
79eb6904 4802 if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5401) {
1da177e4
LT		 4803 tg3_readphy(tp, MII_BMSR, &bmsr);
4804 if (tg3_readphy(tp, MII_BMSR, &bmsr) ||
63c3a66f 4805 !tg3_flag(tp, INIT_COMPLETE))
1da177e4
LT		 4806 bmsr = 0;
4807
4808 if (!(bmsr & BMSR_LSTATUS)) {
4809 err = tg3_init_5401phy_dsp(tp);
4810 if (err)
4811 return err;
4812
4813 tg3_readphy(tp, MII_BMSR, &bmsr);
4814 for (i = 0; i < 1000; i++) {
4815 udelay(10);
4816 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
4817 (bmsr & BMSR_LSTATUS)) {
4818 udelay(40);
4819 break;
4820 }
4821 }
4822
79eb6904
MC		 4823 if ((tp->phy_id & TG3_PHY_ID_REV_MASK) ==
4824 TG3_PHY_REV_BCM5401_B0 &&
1da177e4
LT		 4825 !(bmsr & BMSR_LSTATUS) &&
4826 tp->link_config.active_speed == SPEED_1000) {
4827 err = tg3_phy_reset(tp);
4828 if (!err)
4829 err = tg3_init_5401phy_dsp(tp);
4830 if (err)
4831 return err;
4832 }
4833 }
4153577a
JP		 4834 } else if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0 ||
4835 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B0) {
1da177e4
LT		 4836 /* 5701 {A0,B0} CRC bug workaround */
4837 tg3_writephy(tp, 0x15, 0x0a75);
f08aa1a8
MC		 4838 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x8c68);
4839 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x8d68);
4840 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x8c68);
1da177e4
LT		 4841 }
4842
4843 /* Clear pending interrupts... */
f833c4c1
MC		 4844 tg3_readphy(tp, MII_TG3_ISTAT, &val);
4845 tg3_readphy(tp, MII_TG3_ISTAT, &val);
1da177e4 4846
f07e9af3 4847 if (tp->phy_flags & TG3_PHYFLG_USE_MI_INTERRUPT)
1da177e4 4848 tg3_writephy(tp, MII_TG3_IMASK, ~MII_TG3_INT_LINKCHG);
f07e9af3 4849 else if (!(tp->phy_flags & TG3_PHYFLG_IS_FET))
1da177e4
LT		 4850 tg3_writephy(tp, MII_TG3_IMASK, ~0);
4851
4153577a
JP		 4852 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
4853 tg3_asic_rev(tp) == ASIC_REV_5701) {
1da177e4
LT		 4854 if (tp->led_ctrl == LED_CTRL_MODE_PHY_1)
4855 tg3_writephy(tp, MII_TG3_EXT_CTRL,
4856 MII_TG3_EXT_CTRL_LNK3_LED_MODE);
4857 else
4858 tg3_writephy(tp, MII_TG3_EXT_CTRL, 0);
4859 }
4860
953c96e0 4861 current_link_up = false;
e740522e
MC		 4862 current_speed = SPEED_UNKNOWN;
4863 current_duplex = DUPLEX_UNKNOWN;
e348c5e7 4864 tp->phy_flags &= ~TG3_PHYFLG_MDIX_STATE;
859edb26 4865 tp->link_config.rmt_adv = 0;
1da177e4 4866
f07e9af3 4867 if (tp->phy_flags & TG3_PHYFLG_CAPACITIVE_COUPLING) {
15ee95c3
MC		 4868 err = tg3_phy_auxctl_read(tp,
4869 MII_TG3_AUXCTL_SHDWSEL_MISCTEST,
4870 &val);
4871 if (!err && !(val & (1 << 10))) {
b4bd2929
MC		 4872 tg3_phy_auxctl_write(tp,
4873 MII_TG3_AUXCTL_SHDWSEL_MISCTEST,
4874 val | (1 << 10));
1da177e4
LT		 4875 goto relink;
4876 }
4877 }
4878
4879 bmsr = 0;
4880 for (i = 0; i < 100; i++) {
4881 tg3_readphy(tp, MII_BMSR, &bmsr);
4882 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
4883 (bmsr & BMSR_LSTATUS))
4884 break;
4885 udelay(40);
4886 }
4887
4888 if (bmsr & BMSR_LSTATUS) {
4889 u32 aux_stat, bmcr;
4890
4891 tg3_readphy(tp, MII_TG3_AUX_STAT, &aux_stat);
4892 for (i = 0; i < 2000; i++) {
4893 udelay(10);
4894 if (!tg3_readphy(tp, MII_TG3_AUX_STAT, &aux_stat) &&
4895 aux_stat)
4896 break;
4897 }
4898
4899 tg3_aux_stat_to_speed_duplex(tp, aux_stat,
4900 &current_speed,
4901 &current_duplex);
4902
4903 bmcr = 0;
4904 for (i = 0; i < 200; i++) {
4905 tg3_readphy(tp, MII_BMCR, &bmcr);
4906 if (tg3_readphy(tp, MII_BMCR, &bmcr))
4907 continue;
4908 if (bmcr && bmcr != 0x7fff)
4909 break;
4910 udelay(10);
4911 }
4912
ef167e27
MC		 4913 lcl_adv = 0;
4914 rmt_adv = 0;
1da177e4 4915
ef167e27
MC		 4916 tp->link_config.active_speed = current_speed;
4917 tp->link_config.active_duplex = current_duplex;
4918
4919 if (tp->link_config.autoneg == AUTONEG_ENABLE) {
ed1ff5c3
NS		 4920 bool eee_config_ok = tg3_phy_eee_config_ok(tp);
4921
ef167e27 4922 if ((bmcr & BMCR_ANENABLE) &&
ed1ff5c3 4923 eee_config_ok &&
e2bf73e7 4924 tg3_phy_copper_an_config_ok(tp, &lcl_adv) &&
859edb26 4925 tg3_phy_copper_fetch_rmtadv(tp, &rmt_adv))
953c96e0 4926 current_link_up = true;
ed1ff5c3
NS		 4927
4928 /* EEE settings changes take effect only after a phy
4929 * reset. If we have skipped a reset due to Link Flap
4930 * Avoidance being enabled, do it now.
4931 */
4932 if (!eee_config_ok &&
4933 (tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN) &&
5b6c273a
NS		 4934 !force_reset) {
4935 tg3_setup_eee(tp);
ed1ff5c3 4936 tg3_phy_reset(tp);
5b6c273a 4937 }
1da177e4
LT		 4938 } else {
4939 if (!(bmcr & BMCR_ANENABLE) &&
4940 tp->link_config.speed == current_speed &&
f0fcd7a9 4941 tp->link_config.duplex == current_duplex) {
953c96e0 4942 current_link_up = true;
1da177e4
LT		 4943 }
4944 }
4945
953c96e0 4946 if (current_link_up &&
e348c5e7
MC		 4947 tp->link_config.active_duplex == DUPLEX_FULL) {
4948 u32 reg, bit;
4949
4950 if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
4951 reg = MII_TG3_FET_GEN_STAT;
4952 bit = MII_TG3_FET_GEN_STAT_MDIXSTAT;
4953 } else {
4954 reg = MII_TG3_EXT_STAT;
4955 bit = MII_TG3_EXT_STAT_MDIX;
4956 }
4957
4958 if (!tg3_readphy(tp, reg, &val) && (val & bit))
4959 tp->phy_flags |= TG3_PHYFLG_MDIX_STATE;
4960
ef167e27 4961 tg3_setup_flow_control(tp, lcl_adv, rmt_adv);
e348c5e7 4962 }
1da177e4
LT		 4963 }
4964
1da177e4 4965relink:
953c96e0 4966 if (!current_link_up || (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)) {
1da177e4
LT		 4967 tg3_phy_copper_begin(tp);
4968
7e6c63f0 4969 if (tg3_flag(tp, ROBOSWITCH)) {
953c96e0 4970 current_link_up = true;
7e6c63f0
HM		 4971 /* FIXME: when BCM5325 switch is used use 100 MBit/s */
4972 current_speed = SPEED_1000;
4973 current_duplex = DUPLEX_FULL;
4974 tp->link_config.active_speed = current_speed;
4975 tp->link_config.active_duplex = current_duplex;
4976 }
4977
f833c4c1 4978 tg3_readphy(tp, MII_BMSR, &bmsr);
06c03c02
MB		 4979 if ((!tg3_readphy(tp, MII_BMSR, &bmsr) && (bmsr & BMSR_LSTATUS)) ||
4980 (tp->mac_mode & MAC_MODE_PORT_INT_LPBACK))
953c96e0 4981 current_link_up = true;
1da177e4
LT		 4982 }
4983
4984 tp->mac_mode &= ~MAC_MODE_PORT_MODE_MASK;
953c96e0 4985 if (current_link_up) {
1da177e4
LT		 4986 if (tp->link_config.active_speed == SPEED_100 ||
4987 tp->link_config.active_speed == SPEED_10)
4988 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
4989 else
4990 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
f07e9af3 4991 } else if (tp->phy_flags & TG3_PHYFLG_IS_FET)
7f97a4bd
MC		 4992 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
4993 else
1da177e4
LT		 4994 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
4995
7e6c63f0
HM		 4996 /* In order for the 5750 core in BCM4785 chip to work properly
4997 * in RGMII mode, the Led Control Register must be set up.
4998 */
4999 if (tg3_flag(tp, RGMII_MODE)) {
5000 u32 led_ctrl = tr32(MAC_LED_CTRL);
5001 led_ctrl &= ~(LED_CTRL_1000MBPS_ON | LED_CTRL_100MBPS_ON);
5002
5003 if (tp->link_config.active_speed == SPEED_10)
5004 led_ctrl |= LED_CTRL_LNKLED_OVERRIDE;
5005 else if (tp->link_config.active_speed == SPEED_100)
5006 led_ctrl |= (LED_CTRL_LNKLED_OVERRIDE |
5007 LED_CTRL_100MBPS_ON);
5008 else if (tp->link_config.active_speed == SPEED_1000)
5009 led_ctrl |= (LED_CTRL_LNKLED_OVERRIDE |
5010 LED_CTRL_1000MBPS_ON);
5011
5012 tw32(MAC_LED_CTRL, led_ctrl);
5013 udelay(40);
5014 }
5015
1da177e4
LT		 5016 tp->mac_mode &= ~MAC_MODE_HALF_DUPLEX;
5017 if (tp->link_config.active_duplex == DUPLEX_HALF)
5018 tp->mac_mode |= MAC_MODE_HALF_DUPLEX;
5019
4153577a 5020 if (tg3_asic_rev(tp) == ASIC_REV_5700) {
953c96e0 5021 if (current_link_up &&
e8f3f6ca 5022 tg3_5700_link_polarity(tp, tp->link_config.active_speed))
1da177e4 5023 tp->mac_mode |= MAC_MODE_LINK_POLARITY;
e8f3f6ca
MC		 5024 else
5025 tp->mac_mode &= ~MAC_MODE_LINK_POLARITY;
1da177e4
LT		 5026 }
5027
5028 /* ??? Without this setting Netgear GA302T PHY does not
5029 * ??? send/receive packets...
5030 */
79eb6904 5031 if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5411 &&
4153577a 5032 tg3_chip_rev_id(tp) == CHIPREV_ID_5700_ALTIMA) {
1da177e4
LT		 5033 tp->mi_mode |= MAC_MI_MODE_AUTO_POLL;
5034 tw32_f(MAC_MI_MODE, tp->mi_mode);
5035 udelay(80);
5036 }
5037
5038 tw32_f(MAC_MODE, tp->mac_mode);
5039 udelay(40);
5040
52b02d04
MC		 5041 tg3_phy_eee_adjust(tp, current_link_up);
5042
63c3a66f 5043 if (tg3_flag(tp, USE_LINKCHG_REG)) {
1da177e4
LT		 5044 /* Polled via timer. */
5045 tw32_f(MAC_EVENT, 0);
5046 } else {
5047 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
5048 }
5049 udelay(40);
5050
4153577a 5051 if (tg3_asic_rev(tp) == ASIC_REV_5700 &&
953c96e0 5052 current_link_up &&
1da177e4 5053 tp->link_config.active_speed == SPEED_1000 &&
63c3a66f 5054 (tg3_flag(tp, PCIX_MODE) || tg3_flag(tp, PCI_HIGH_SPEED))) {
1da177e4
LT		 5055 udelay(120);
5056 tw32_f(MAC_STATUS,
5057 (MAC_STATUS_SYNC_CHANGED |
5058 MAC_STATUS_CFG_CHANGED));
5059 udelay(40);
5060 tg3_write_mem(tp,
5061 NIC_SRAM_FIRMWARE_MBOX,
5062 NIC_SRAM_FIRMWARE_MBOX_MAGIC2);
5063 }
5064
5e7dfd0f 5065 /* Prevent send BD corruption. */
63c3a66f 5066 if (tg3_flag(tp, CLKREQ_BUG)) {
5e7dfd0f
MC		 5067 if (tp->link_config.active_speed == SPEED_100 ||
5068 tp->link_config.active_speed == SPEED_10)
0f49bfbd
JL		 5069 pcie_capability_clear_word(tp->pdev, PCI_EXP_LNKCTL,
5070 PCI_EXP_LNKCTL_CLKREQ_EN);
5e7dfd0f 5071 else
0f49bfbd
JL		 5072 pcie_capability_set_word(tp->pdev, PCI_EXP_LNKCTL,
5073 PCI_EXP_LNKCTL_CLKREQ_EN);
5e7dfd0f
MC		 5074 }
5075
f4a46d1f 5076 tg3_test_and_report_link_chg(tp, current_link_up);
1da177e4
LT		 5077
5078 return 0;
5079}
5080
5081struct tg3_fiber_aneginfo {
5082 int state;
5083#define ANEG_STATE_UNKNOWN 0
5084#define ANEG_STATE_AN_ENABLE 1
5085#define ANEG_STATE_RESTART_INIT 2
5086#define ANEG_STATE_RESTART 3
5087#define ANEG_STATE_DISABLE_LINK_OK 4
5088#define ANEG_STATE_ABILITY_DETECT_INIT 5
5089#define ANEG_STATE_ABILITY_DETECT 6
5090#define ANEG_STATE_ACK_DETECT_INIT 7
5091#define ANEG_STATE_ACK_DETECT 8
5092#define ANEG_STATE_COMPLETE_ACK_INIT 9
5093#define ANEG_STATE_COMPLETE_ACK 10
5094#define ANEG_STATE_IDLE_DETECT_INIT 11
5095#define ANEG_STATE_IDLE_DETECT 12
5096#define ANEG_STATE_LINK_OK 13
5097#define ANEG_STATE_NEXT_PAGE_WAIT_INIT 14
5098#define ANEG_STATE_NEXT_PAGE_WAIT 15
5099
5100 u32 flags;
5101#define MR_AN_ENABLE 0x00000001
5102#define MR_RESTART_AN 0x00000002
5103#define MR_AN_COMPLETE 0x00000004
5104#define MR_PAGE_RX 0x00000008
5105#define MR_NP_LOADED 0x00000010
5106#define MR_TOGGLE_TX 0x00000020
5107#define MR_LP_ADV_FULL_DUPLEX 0x00000040
5108#define MR_LP_ADV_HALF_DUPLEX 0x00000080
5109#define MR_LP_ADV_SYM_PAUSE 0x00000100
5110#define MR_LP_ADV_ASYM_PAUSE 0x00000200
5111#define MR_LP_ADV_REMOTE_FAULT1 0x00000400
5112#define MR_LP_ADV_REMOTE_FAULT2 0x00000800
5113#define MR_LP_ADV_NEXT_PAGE 0x00001000
5114#define MR_TOGGLE_RX 0x00002000
5115#define MR_NP_RX 0x00004000
5116
5117#define MR_LINK_OK 0x80000000
5118
5119 unsigned long link_time, cur_time;
5120
5121 u32 ability_match_cfg;
5122 int ability_match_count;
5123
5124 char ability_match, idle_match, ack_match;
5125
5126 u32 txconfig, rxconfig;
5127#define ANEG_CFG_NP 0x00000080
5128#define ANEG_CFG_ACK 0x00000040
5129#define ANEG_CFG_RF2 0x00000020
5130#define ANEG_CFG_RF1 0x00000010
5131#define ANEG_CFG_PS2 0x00000001
5132#define ANEG_CFG_PS1 0x00008000
5133#define ANEG_CFG_HD 0x00004000
5134#define ANEG_CFG_FD 0x00002000
5135#define ANEG_CFG_INVAL 0x00001f06
5136
5137};
5138#define ANEG_OK 0
5139#define ANEG_DONE 1
5140#define ANEG_TIMER_ENAB 2
5141#define ANEG_FAILED -1
5142
5143#define ANEG_STATE_SETTLE_TIME 10000
5144
5145static int tg3_fiber_aneg_smachine(struct tg3 *tp,
5146 struct tg3_fiber_aneginfo *ap)
5147{
5be73b47 5148 u16 flowctrl;
1da177e4
LT		 5149 unsigned long delta;
5150 u32 rx_cfg_reg;
5151 int ret;
5152
5153 if (ap->state == ANEG_STATE_UNKNOWN) {
5154 ap->rxconfig = 0;
5155 ap->link_time = 0;
5156 ap->cur_time = 0;
5157 ap->ability_match_cfg = 0;
5158 ap->ability_match_count = 0;
5159 ap->ability_match = 0;
5160 ap->idle_match = 0;
5161 ap->ack_match = 0;
5162 }
5163 ap->cur_time++;
5164
5165 if (tr32(MAC_STATUS) & MAC_STATUS_RCVD_CFG) {
5166 rx_cfg_reg = tr32(MAC_RX_AUTO_NEG);
5167
5168 if (rx_cfg_reg != ap->ability_match_cfg) {
5169 ap->ability_match_cfg = rx_cfg_reg;
5170 ap->ability_match = 0;
5171 ap->ability_match_count = 0;
5172 } else {
5173 if (++ap->ability_match_count > 1) {
5174 ap->ability_match = 1;
5175 ap->ability_match_cfg = rx_cfg_reg;
5176 }
5177 }
5178 if (rx_cfg_reg & ANEG_CFG_ACK)
5179 ap->ack_match = 1;
5180 else
5181 ap->ack_match = 0;
5182
5183 ap->idle_match = 0;
5184 } else {
5185 ap->idle_match = 1;
5186 ap->ability_match_cfg = 0;
5187 ap->ability_match_count = 0;
5188 ap->ability_match = 0;
5189 ap->ack_match = 0;
5190
5191 rx_cfg_reg = 0;
5192 }
5193
5194 ap->rxconfig = rx_cfg_reg;
5195 ret = ANEG_OK;
5196
33f401ae 5197 switch (ap->state) {
1da177e4
LT		 5198 case ANEG_STATE_UNKNOWN:
5199 if (ap->flags & (MR_AN_ENABLE | MR_RESTART_AN))
5200 ap->state = ANEG_STATE_AN_ENABLE;
5201
5202 /* fallthru */
5203 case ANEG_STATE_AN_ENABLE:
5204 ap->flags &= ~(MR_AN_COMPLETE | MR_PAGE_RX);
5205 if (ap->flags & MR_AN_ENABLE) {
5206 ap->link_time = 0;
5207 ap->cur_time = 0;
5208 ap->ability_match_cfg = 0;
5209 ap->ability_match_count = 0;
5210 ap->ability_match = 0;
5211 ap->idle_match = 0;
5212 ap->ack_match = 0;
5213
5214 ap->state = ANEG_STATE_RESTART_INIT;
5215 } else {
5216 ap->state = ANEG_STATE_DISABLE_LINK_OK;
5217 }
5218 break;
5219
5220 case ANEG_STATE_RESTART_INIT:
5221 ap->link_time = ap->cur_time;
5222 ap->flags &= ~(MR_NP_LOADED);
5223 ap->txconfig = 0;
5224 tw32(MAC_TX_AUTO_NEG, 0);
5225 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
5226 tw32_f(MAC_MODE, tp->mac_mode);
5227 udelay(40);
5228
5229 ret = ANEG_TIMER_ENAB;
5230 ap->state = ANEG_STATE_RESTART;
5231
5232 /* fallthru */
5233 case ANEG_STATE_RESTART:
5234 delta = ap->cur_time - ap->link_time;
859a5887 5235 if (delta > ANEG_STATE_SETTLE_TIME)
1da177e4 5236 ap->state = ANEG_STATE_ABILITY_DETECT_INIT;
859a5887 5237 else
1da177e4 5238 ret = ANEG_TIMER_ENAB;
1da177e4
LT		 5239 break;
5240
5241 case ANEG_STATE_DISABLE_LINK_OK:
5242 ret = ANEG_DONE;
5243 break;
5244
5245 case ANEG_STATE_ABILITY_DETECT_INIT:
5246 ap->flags &= ~(MR_TOGGLE_TX);
5be73b47
MC		 5247 ap->txconfig = ANEG_CFG_FD;
5248 flowctrl = tg3_advert_flowctrl_1000X(tp->link_config.flowctrl);
5249 if (flowctrl & ADVERTISE_1000XPAUSE)
5250 ap->txconfig |= ANEG_CFG_PS1;
5251 if (flowctrl & ADVERTISE_1000XPSE_ASYM)
5252 ap->txconfig |= ANEG_CFG_PS2;
1da177e4
LT		 5253 tw32(MAC_TX_AUTO_NEG, ap->txconfig);
5254 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
5255 tw32_f(MAC_MODE, tp->mac_mode);
5256 udelay(40);
5257
5258 ap->state = ANEG_STATE_ABILITY_DETECT;
5259 break;
5260
5261 case ANEG_STATE_ABILITY_DETECT:
859a5887 5262 if (ap->ability_match != 0 && ap->rxconfig != 0)
1da177e4 5263 ap->state = ANEG_STATE_ACK_DETECT_INIT;
1da177e4
LT		 5264 break;
5265
5266 case ANEG_STATE_ACK_DETECT_INIT:
5267 ap->txconfig |= ANEG_CFG_ACK;
5268 tw32(MAC_TX_AUTO_NEG, ap->txconfig);
5269 tp->mac_mode |= MAC_MODE_SEND_CONFIGS;
5270 tw32_f(MAC_MODE, tp->mac_mode);
5271 udelay(40);
5272
5273 ap->state = ANEG_STATE_ACK_DETECT;
5274
5275 /* fallthru */
5276 case ANEG_STATE_ACK_DETECT:
5277 if (ap->ack_match != 0) {
5278 if ((ap->rxconfig & ~ANEG_CFG_ACK) ==
5279 (ap->ability_match_cfg & ~ANEG_CFG_ACK)) {
5280 ap->state = ANEG_STATE_COMPLETE_ACK_INIT;
5281 } else {
5282 ap->state = ANEG_STATE_AN_ENABLE;
5283 }
5284 } else if (ap->ability_match != 0 &&
5285 ap->rxconfig == 0) {
5286 ap->state = ANEG_STATE_AN_ENABLE;
5287 }
5288 break;
5289
5290 case ANEG_STATE_COMPLETE_ACK_INIT:
5291 if (ap->rxconfig & ANEG_CFG_INVAL) {
5292 ret = ANEG_FAILED;
5293 break;
5294 }
5295 ap->flags &= ~(MR_LP_ADV_FULL_DUPLEX |
5296 MR_LP_ADV_HALF_DUPLEX |
5297 MR_LP_ADV_SYM_PAUSE |
5298 MR_LP_ADV_ASYM_PAUSE |
5299 MR_LP_ADV_REMOTE_FAULT1 |
5300 MR_LP_ADV_REMOTE_FAULT2 |
5301 MR_LP_ADV_NEXT_PAGE |
5302 MR_TOGGLE_RX |
5303 MR_NP_RX);
5304 if (ap->rxconfig & ANEG_CFG_FD)
5305 ap->flags |= MR_LP_ADV_FULL_DUPLEX;
5306 if (ap->rxconfig & ANEG_CFG_HD)
5307 ap->flags |= MR_LP_ADV_HALF_DUPLEX;
5308 if (ap->rxconfig & ANEG_CFG_PS1)
5309 ap->flags |= MR_LP_ADV_SYM_PAUSE;
5310 if (ap->rxconfig & ANEG_CFG_PS2)
5311 ap->flags |= MR_LP_ADV_ASYM_PAUSE;
5312 if (ap->rxconfig & ANEG_CFG_RF1)
5313 ap->flags |= MR_LP_ADV_REMOTE_FAULT1;
5314 if (ap->rxconfig & ANEG_CFG_RF2)
5315 ap->flags |= MR_LP_ADV_REMOTE_FAULT2;
5316 if (ap->rxconfig & ANEG_CFG_NP)
5317 ap->flags |= MR_LP_ADV_NEXT_PAGE;
5318
5319 ap->link_time = ap->cur_time;
5320
5321 ap->flags ^= (MR_TOGGLE_TX);
5322 if (ap->rxconfig & 0x0008)
5323 ap->flags |= MR_TOGGLE_RX;
5324 if (ap->rxconfig & ANEG_CFG_NP)
5325 ap->flags |= MR_NP_RX;
5326 ap->flags |= MR_PAGE_RX;
5327
5328 ap->state = ANEG_STATE_COMPLETE_ACK;
5329 ret = ANEG_TIMER_ENAB;
5330 break;
5331
5332 case ANEG_STATE_COMPLETE_ACK:
5333 if (ap->ability_match != 0 &&
5334 ap->rxconfig == 0) {
5335 ap->state = ANEG_STATE_AN_ENABLE;
5336 break;
5337 }
5338 delta = ap->cur_time - ap->link_time;
5339 if (delta > ANEG_STATE_SETTLE_TIME) {
5340 if (!(ap->flags & (MR_LP_ADV_NEXT_PAGE))) {
5341 ap->state = ANEG_STATE_IDLE_DETECT_INIT;
5342 } else {
5343 if ((ap->txconfig & ANEG_CFG_NP) == 0 &&
5344 !(ap->flags & MR_NP_RX)) {
5345 ap->state = ANEG_STATE_IDLE_DETECT_INIT;
5346 } else {
5347 ret = ANEG_FAILED;
5348 }
5349 }
5350 }
5351 break;
5352
5353 case ANEG_STATE_IDLE_DETECT_INIT:
5354 ap->link_time = ap->cur_time;
5355 tp->mac_mode &= ~MAC_MODE_SEND_CONFIGS;
5356 tw32_f(MAC_MODE, tp->mac_mode);
5357 udelay(40);
5358
5359 ap->state = ANEG_STATE_IDLE_DETECT;
5360 ret = ANEG_TIMER_ENAB;
5361 break;
5362
5363 case ANEG_STATE_IDLE_DETECT:
5364 if (ap->ability_match != 0 &&
5365 ap->rxconfig == 0) {
5366 ap->state = ANEG_STATE_AN_ENABLE;
5367 break;
5368 }
5369 delta = ap->cur_time - ap->link_time;
5370 if (delta > ANEG_STATE_SETTLE_TIME) {
5371 /* XXX another gem from the Broadcom driver :( */
5372 ap->state = ANEG_STATE_LINK_OK;
5373 }
5374 break;
5375
5376 case ANEG_STATE_LINK_OK:
5377 ap->flags |= (MR_AN_COMPLETE | MR_LINK_OK);
5378 ret = ANEG_DONE;
5379 break;
5380
5381 case ANEG_STATE_NEXT_PAGE_WAIT_INIT:
5382 /* ??? unimplemented */
5383 break;
5384
5385 case ANEG_STATE_NEXT_PAGE_WAIT:
5386 /* ??? unimplemented */
5387 break;
5388
5389 default:
5390 ret = ANEG_FAILED;
5391 break;
855e1111 5392 }
1da177e4
LT		 5393
5394 return ret;
5395}
5396
5be73b47 5397static int fiber_autoneg(struct tg3 *tp, u32 *txflags, u32 *rxflags)
1da177e4
LT		 5398{
5399 int res = 0;
5400 struct tg3_fiber_aneginfo aninfo;
5401 int status = ANEG_FAILED;
5402 unsigned int tick;
5403 u32 tmp;
5404
5405 tw32_f(MAC_TX_AUTO_NEG, 0);
5406
5407 tmp = tp->mac_mode & ~MAC_MODE_PORT_MODE_MASK;
5408 tw32_f(MAC_MODE, tmp | MAC_MODE_PORT_MODE_GMII);
5409 udelay(40);
5410
5411 tw32_f(MAC_MODE, tp->mac_mode | MAC_MODE_SEND_CONFIGS);
5412 udelay(40);
5413
5414 memset(&aninfo, 0, sizeof(aninfo));
5415 aninfo.flags |= MR_AN_ENABLE;
5416 aninfo.state = ANEG_STATE_UNKNOWN;
5417 aninfo.cur_time = 0;
5418 tick = 0;
5419 while (++tick < 195000) {
5420 status = tg3_fiber_aneg_smachine(tp, &aninfo);
5421 if (status == ANEG_DONE || status == ANEG_FAILED)
5422 break;
5423
5424 udelay(1);
5425 }
5426
5427 tp->mac_mode &= ~MAC_MODE_SEND_CONFIGS;
5428 tw32_f(MAC_MODE, tp->mac_mode);
5429 udelay(40);
5430
5be73b47
MC		 5431 *txflags = aninfo.txconfig;
5432 *rxflags = aninfo.flags;
1da177e4
LT		 5433
5434 if (status == ANEG_DONE &&
5435 (aninfo.flags & (MR_AN_COMPLETE | MR_LINK_OK |
5436 MR_LP_ADV_FULL_DUPLEX)))
5437 res = 1;
5438
5439 return res;
5440}
5441
5442static void tg3_init_bcm8002(struct tg3 *tp)
5443{
5444 u32 mac_status = tr32(MAC_STATUS);
5445 int i;
5446
5447 /* Reset when initting first time or we have a link. */
63c3a66f 5448 if (tg3_flag(tp, INIT_COMPLETE) &&
1da177e4
LT		 5449 !(mac_status & MAC_STATUS_PCS_SYNCED))
5450 return;
5451
5452 /* Set PLL lock range. */
5453 tg3_writephy(tp, 0x16, 0x8007);
5454
5455 /* SW reset */
5456 tg3_writephy(tp, MII_BMCR, BMCR_RESET);
5457
5458 /* Wait for reset to complete. */
5459 /* XXX schedule_timeout() ... */
5460 for (i = 0; i < 500; i++)
5461 udelay(10);
5462
5463 /* Config mode; select PMA/Ch 1 regs. */
5464 tg3_writephy(tp, 0x10, 0x8411);
5465
5466 /* Enable auto-lock and comdet, select txclk for tx. */
5467 tg3_writephy(tp, 0x11, 0x0a10);
5468
5469 tg3_writephy(tp, 0x18, 0x00a0);
5470 tg3_writephy(tp, 0x16, 0x41ff);
5471
5472 /* Assert and deassert POR. */
5473 tg3_writephy(tp, 0x13, 0x0400);
5474 udelay(40);
5475 tg3_writephy(tp, 0x13, 0x0000);
5476
5477 tg3_writephy(tp, 0x11, 0x0a50);
5478 udelay(40);
5479 tg3_writephy(tp, 0x11, 0x0a10);
5480
5481 /* Wait for signal to stabilize */
5482 /* XXX schedule_timeout() ... */
5483 for (i = 0; i < 15000; i++)
5484 udelay(10);
5485
5486 /* Deselect the channel register so we can read the PHYID
5487 * later.
5488 */
5489 tg3_writephy(tp, 0x10, 0x8011);
5490}
5491
953c96e0 5492static bool tg3_setup_fiber_hw_autoneg(struct tg3 *tp, u32 mac_status)
1da177e4 5493{
82cd3d11 5494 u16 flowctrl;
953c96e0 5495 bool current_link_up;
1da177e4
LT		 5496 u32 sg_dig_ctrl, sg_dig_status;
5497 u32 serdes_cfg, expected_sg_dig_ctrl;
5498 int workaround, port_a;
1da177e4
LT		 5499
5500 serdes_cfg = 0;
5501 expected_sg_dig_ctrl = 0;
5502 workaround = 0;
5503 port_a = 1;
953c96e0 5504 current_link_up = false;
1da177e4 5505
4153577a
JP		 5506 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5704_A0 &&
5507 tg3_chip_rev_id(tp) != CHIPREV_ID_5704_A1) {
1da177e4
LT		 5508 workaround = 1;
5509 if (tr32(TG3PCI_DUAL_MAC_CTRL) & DUAL_MAC_CTRL_ID)
5510 port_a = 0;
5511
5512 /* preserve bits 0-11,13,14 for signal pre-emphasis */
5513 /* preserve bits 20-23 for voltage regulator */
5514 serdes_cfg = tr32(MAC_SERDES_CFG) & 0x00f06fff;
5515 }
5516
5517 sg_dig_ctrl = tr32(SG_DIG_CTRL);
5518
5519 if (tp->link_config.autoneg != AUTONEG_ENABLE) {
c98f6e3b 5520 if (sg_dig_ctrl & SG_DIG_USING_HW_AUTONEG) {
1da177e4
LT		 5521 if (workaround) {
5522 u32 val = serdes_cfg;
5523
5524 if (port_a)
5525 val |= 0xc010000;
5526 else
5527 val |= 0x4010000;
5528 tw32_f(MAC_SERDES_CFG, val);
5529 }
c98f6e3b
MC		 5530
5531 tw32_f(SG_DIG_CTRL, SG_DIG_COMMON_SETUP);
1da177e4
LT		 5532 }
5533 if (mac_status & MAC_STATUS_PCS_SYNCED) {
5534 tg3_setup_flow_control(tp, 0, 0);
953c96e0 5535 current_link_up = true;
1da177e4
LT		 5536 }
5537 goto out;
5538 }
5539
5540 /* Want auto-negotiation. */
c98f6e3b 5541 expected_sg_dig_ctrl = SG_DIG_USING_HW_AUTONEG | SG_DIG_COMMON_SETUP;
1da177e4 5542
82cd3d11
MC		 5543 flowctrl = tg3_advert_flowctrl_1000X(tp->link_config.flowctrl);
5544 if (flowctrl & ADVERTISE_1000XPAUSE)
5545 expected_sg_dig_ctrl |= SG_DIG_PAUSE_CAP;
5546 if (flowctrl & ADVERTISE_1000XPSE_ASYM)
5547 expected_sg_dig_ctrl |= SG_DIG_ASYM_PAUSE;
1da177e4
LT		 5548
5549 if (sg_dig_ctrl != expected_sg_dig_ctrl) {
f07e9af3 5550 if ((tp->phy_flags & TG3_PHYFLG_PARALLEL_DETECT) &&
3d3ebe74
MC		 5551 tp->serdes_counter &&
5552 ((mac_status & (MAC_STATUS_PCS_SYNCED |
5553 MAC_STATUS_RCVD_CFG)) ==
5554 MAC_STATUS_PCS_SYNCED)) {
5555 tp->serdes_counter--;
953c96e0 5556 current_link_up = true;
3d3ebe74
MC		 5557 goto out;
5558 }
5559restart_autoneg:
1da177e4
LT		 5560 if (workaround)
5561 tw32_f(MAC_SERDES_CFG, serdes_cfg | 0xc011000);
c98f6e3b 5562 tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl | SG_DIG_SOFT_RESET);
1da177e4
LT		 5563 udelay(5);
5564 tw32_f(SG_DIG_CTRL, expected_sg_dig_ctrl);
5565
3d3ebe74 5566 tp->serdes_counter = SERDES_AN_TIMEOUT_5704S;
f07e9af3 5567 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
1da177e4
LT		 5568 } else if (mac_status & (MAC_STATUS_PCS_SYNCED |
5569 MAC_STATUS_SIGNAL_DET)) {
3d3ebe74 5570 sg_dig_status = tr32(SG_DIG_STATUS);
1da177e4
LT		 5571 mac_status = tr32(MAC_STATUS);
5572
c98f6e3b 5573 if ((sg_dig_status & SG_DIG_AUTONEG_COMPLETE) &&
1da177e4 5574 (mac_status & MAC_STATUS_PCS_SYNCED)) {
82cd3d11
MC		 5575 u32 local_adv = 0, remote_adv = 0;
5576
5577 if (sg_dig_ctrl & SG_DIG_PAUSE_CAP)
5578 local_adv |= ADVERTISE_1000XPAUSE;
5579 if (sg_dig_ctrl & SG_DIG_ASYM_PAUSE)
5580 local_adv |= ADVERTISE_1000XPSE_ASYM;
1da177e4 5581
c98f6e3b 5582 if (sg_dig_status & SG_DIG_PARTNER_PAUSE_CAPABLE)
82cd3d11 5583 remote_adv |= LPA_1000XPAUSE;
c98f6e3b 5584 if (sg_dig_status & SG_DIG_PARTNER_ASYM_PAUSE)
82cd3d11 5585 remote_adv |= LPA_1000XPAUSE_ASYM;
1da177e4 5586
859edb26
MC		 5587 tp->link_config.rmt_adv =
5588 mii_adv_to_ethtool_adv_x(remote_adv);
5589
1da177e4 5590 tg3_setup_flow_control(tp, local_adv, remote_adv);
953c96e0 5591 current_link_up = true;
3d3ebe74 5592 tp->serdes_counter = 0;
f07e9af3 5593 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
c98f6e3b 5594 } else if (!(sg_dig_status & SG_DIG_AUTONEG_COMPLETE)) {
3d3ebe74
MC		 5595 if (tp->serdes_counter)
5596 tp->serdes_counter--;
1da177e4
LT		 5597 else {
5598 if (workaround) {
5599 u32 val = serdes_cfg;
5600
5601 if (port_a)
5602 val |= 0xc010000;
5603 else
5604 val |= 0x4010000;
5605
5606 tw32_f(MAC_SERDES_CFG, val);
5607 }
5608
c98f6e3b 5609 tw32_f(SG_DIG_CTRL, SG_DIG_COMMON_SETUP);
1da177e4
LT		 5610 udelay(40);
5611
5612 /* Link parallel detection - link is up */
5613 /* only if we have PCS_SYNC and not */
5614 /* receiving config code words */
5615 mac_status = tr32(MAC_STATUS);
5616 if ((mac_status & MAC_STATUS_PCS_SYNCED) &&
5617 !(mac_status & MAC_STATUS_RCVD_CFG)) {
5618 tg3_setup_flow_control(tp, 0, 0);
953c96e0 5619 current_link_up = true;
f07e9af3
MC		 5620 tp->phy_flags |=
5621 TG3_PHYFLG_PARALLEL_DETECT;
3d3ebe74
MC		 5622 tp->serdes_counter =
5623 SERDES_PARALLEL_DET_TIMEOUT;
5624 } else
5625 goto restart_autoneg;
1da177e4
LT		 5626 }
5627 }
3d3ebe74
MC		 5628 } else {
5629 tp->serdes_counter = SERDES_AN_TIMEOUT_5704S;
f07e9af3 5630 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
1da177e4
LT		 5631 }
5632
5633out:
5634 return current_link_up;
5635}
5636
953c96e0 5637static bool tg3_setup_fiber_by_hand(struct tg3 *tp, u32 mac_status)
1da177e4 5638{
953c96e0 5639 bool current_link_up = false;
1da177e4 5640
5cf64b8a 5641 if (!(mac_status & MAC_STATUS_PCS_SYNCED))
1da177e4 5642 goto out;
1da177e4
LT		 5643
5644 if (tp->link_config.autoneg == AUTONEG_ENABLE) {
5be73b47 5645 u32 txflags, rxflags;
1da177e4 5646 int i;
6aa20a22 5647
5be73b47
MC		 5648 if (fiber_autoneg(tp, &txflags, &rxflags)) {
5649 u32 local_adv = 0, remote_adv = 0;
1da177e4 5650
5be73b47
MC		 5651 if (txflags & ANEG_CFG_PS1)
5652 local_adv |= ADVERTISE_1000XPAUSE;
5653 if (txflags & ANEG_CFG_PS2)
5654 local_adv |= ADVERTISE_1000XPSE_ASYM;
5655
5656 if (rxflags & MR_LP_ADV_SYM_PAUSE)
5657 remote_adv |= LPA_1000XPAUSE;
5658 if (rxflags & MR_LP_ADV_ASYM_PAUSE)
5659 remote_adv |= LPA_1000XPAUSE_ASYM;
1da177e4 5660
859edb26
MC		 5661 tp->link_config.rmt_adv =
5662 mii_adv_to_ethtool_adv_x(remote_adv);
5663
1da177e4
LT		 5664 tg3_setup_flow_control(tp, local_adv, remote_adv);
5665
953c96e0 5666 current_link_up = true;
1da177e4
LT		 5667 }
5668 for (i = 0; i < 30; i++) {
5669 udelay(20);
5670 tw32_f(MAC_STATUS,
5671 (MAC_STATUS_SYNC_CHANGED |
5672 MAC_STATUS_CFG_CHANGED));
5673 udelay(40);
5674 if ((tr32(MAC_STATUS) &
5675 (MAC_STATUS_SYNC_CHANGED |
5676 MAC_STATUS_CFG_CHANGED)) == 0)
5677 break;
5678 }
5679
5680 mac_status = tr32(MAC_STATUS);
953c96e0 5681 if (!current_link_up &&
1da177e4
LT		 5682 (mac_status & MAC_STATUS_PCS_SYNCED) &&
5683 !(mac_status & MAC_STATUS_RCVD_CFG))
953c96e0 5684 current_link_up = true;
1da177e4 5685 } else {
5be73b47
MC		 5686 tg3_setup_flow_control(tp, 0, 0);
5687
1da177e4 5688 /* Forcing 1000FD link up. */
953c96e0 5689 current_link_up = true;
1da177e4
LT		 5690
5691 tw32_f(MAC_MODE, (tp->mac_mode | MAC_MODE_SEND_CONFIGS));
5692 udelay(40);
e8f3f6ca
MC		 5693
5694 tw32_f(MAC_MODE, tp->mac_mode);
5695 udelay(40);
1da177e4
LT		 5696 }
5697
5698out:
5699 return current_link_up;
5700}
5701
953c96e0 5702static int tg3_setup_fiber_phy(struct tg3 *tp, bool force_reset)
1da177e4
LT		 5703{
5704 u32 orig_pause_cfg;
5705 u16 orig_active_speed;
5706 u8 orig_active_duplex;
5707 u32 mac_status;
953c96e0 5708 bool current_link_up;
1da177e4
LT		 5709 int i;
5710
8d018621 5711 orig_pause_cfg = tp->link_config.active_flowctrl;
1da177e4
LT		 5712 orig_active_speed = tp->link_config.active_speed;
5713 orig_active_duplex = tp->link_config.active_duplex;
5714
63c3a66f 5715 if (!tg3_flag(tp, HW_AUTONEG) &&
f4a46d1f 5716 tp->link_up &&
63c3a66f 5717 tg3_flag(tp, INIT_COMPLETE)) {
1da177e4
LT		 5718 mac_status = tr32(MAC_STATUS);
5719 mac_status &= (MAC_STATUS_PCS_SYNCED |
5720 MAC_STATUS_SIGNAL_DET |
5721 MAC_STATUS_CFG_CHANGED |
5722 MAC_STATUS_RCVD_CFG);
5723 if (mac_status == (MAC_STATUS_PCS_SYNCED |
5724 MAC_STATUS_SIGNAL_DET)) {
5725 tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
5726 MAC_STATUS_CFG_CHANGED));
5727 return 0;
5728 }
5729 }
5730
5731 tw32_f(MAC_TX_AUTO_NEG, 0);
5732
5733 tp->mac_mode &= ~(MAC_MODE_PORT_MODE_MASK | MAC_MODE_HALF_DUPLEX);
5734 tp->mac_mode |= MAC_MODE_PORT_MODE_TBI;
5735 tw32_f(MAC_MODE, tp->mac_mode);
5736 udelay(40);
5737
79eb6904 5738 if (tp->phy_id == TG3_PHY_ID_BCM8002)
1da177e4
LT		 5739 tg3_init_bcm8002(tp);
5740
5741 /* Enable link change event even when serdes polling. */
5742 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
5743 udelay(40);
5744
953c96e0 5745 current_link_up = false;
859edb26 5746 tp->link_config.rmt_adv = 0;
1da177e4
LT		 5747 mac_status = tr32(MAC_STATUS);
5748
63c3a66f 5749 if (tg3_flag(tp, HW_AUTONEG))
1da177e4
LT		 5750 current_link_up = tg3_setup_fiber_hw_autoneg(tp, mac_status);
5751 else
5752 current_link_up = tg3_setup_fiber_by_hand(tp, mac_status);
5753
898a56f8 5754 tp->napi[0].hw_status->status =
1da177e4 5755 (SD_STATUS_UPDATED |
898a56f8 5756 (tp->napi[0].hw_status->status & ~SD_STATUS_LINK_CHG));
1da177e4
LT		 5757
5758 for (i = 0; i < 100; i++) {
5759 tw32_f(MAC_STATUS, (MAC_STATUS_SYNC_CHANGED |
5760 MAC_STATUS_CFG_CHANGED));
5761 udelay(5);
5762 if ((tr32(MAC_STATUS) & (MAC_STATUS_SYNC_CHANGED |
3d3ebe74
MC		 5763 MAC_STATUS_CFG_CHANGED |
5764 MAC_STATUS_LNKSTATE_CHANGED)) == 0)
1da177e4
LT		 5765 break;
5766 }
5767
5768 mac_status = tr32(MAC_STATUS);
5769 if ((mac_status & MAC_STATUS_PCS_SYNCED) == 0) {
953c96e0 5770 current_link_up = false;
3d3ebe74
MC		 5771 if (tp->link_config.autoneg == AUTONEG_ENABLE &&
5772 tp->serdes_counter == 0) {
1da177e4
LT		 5773 tw32_f(MAC_MODE, (tp->mac_mode |
5774 MAC_MODE_SEND_CONFIGS));
5775 udelay(1);
5776 tw32_f(MAC_MODE, tp->mac_mode);
5777 }
5778 }
5779
953c96e0 5780 if (current_link_up) {
1da177e4
LT		 5781 tp->link_config.active_speed = SPEED_1000;
5782 tp->link_config.active_duplex = DUPLEX_FULL;
5783 tw32(MAC_LED_CTRL, (tp->led_ctrl |
5784 LED_CTRL_LNKLED_OVERRIDE |
5785 LED_CTRL_1000MBPS_ON));
5786 } else {
e740522e
MC		 5787 tp->link_config.active_speed = SPEED_UNKNOWN;
5788 tp->link_config.active_duplex = DUPLEX_UNKNOWN;
1da177e4
LT		 5789 tw32(MAC_LED_CTRL, (tp->led_ctrl |
5790 LED_CTRL_LNKLED_OVERRIDE |
5791 LED_CTRL_TRAFFIC_OVERRIDE));
5792 }
5793
f4a46d1f 5794 if (!tg3_test_and_report_link_chg(tp, current_link_up)) {
8d018621 5795 u32 now_pause_cfg = tp->link_config.active_flowctrl;
1da177e4
LT		 5796 if (orig_pause_cfg != now_pause_cfg ||
5797 orig_active_speed != tp->link_config.active_speed ||
5798 orig_active_duplex != tp->link_config.active_duplex)
5799 tg3_link_report(tp);
5800 }
5801
5802 return 0;
5803}
5804
953c96e0 5805static int tg3_setup_fiber_mii_phy(struct tg3 *tp, bool force_reset)
747e8f8b 5806{
953c96e0 5807 int err = 0;
747e8f8b 5808 u32 bmsr, bmcr;
85730a63
MC		 5809 u16 current_speed = SPEED_UNKNOWN;
5810 u8 current_duplex = DUPLEX_UNKNOWN;
953c96e0 5811 bool current_link_up = false;
85730a63
MC		 5812 u32 local_adv, remote_adv, sgsr;
5813
5814 if ((tg3_asic_rev(tp) == ASIC_REV_5719 ||
5815 tg3_asic_rev(tp) == ASIC_REV_5720) &&
5816 !tg3_readphy(tp, SERDES_TG3_1000X_STATUS, &sgsr) &&
5817 (sgsr & SERDES_TG3_SGMII_MODE)) {
5818
5819 if (force_reset)
5820 tg3_phy_reset(tp);
5821
5822 tp->mac_mode &= ~MAC_MODE_PORT_MODE_MASK;
5823
5824 if (!(sgsr & SERDES_TG3_LINK_UP)) {
5825 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
5826 } else {
953c96e0 5827 current_link_up = true;
85730a63
MC		 5828 if (sgsr & SERDES_TG3_SPEED_1000) {
5829 current_speed = SPEED_1000;
5830 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
5831 } else if (sgsr & SERDES_TG3_SPEED_100) {
5832 current_speed = SPEED_100;
5833 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
5834 } else {
5835 current_speed = SPEED_10;
5836 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
5837 }
5838
5839 if (sgsr & SERDES_TG3_FULL_DUPLEX)
5840 current_duplex = DUPLEX_FULL;
5841 else
5842 current_duplex = DUPLEX_HALF;
5843 }
5844
5845 tw32_f(MAC_MODE, tp->mac_mode);
5846 udelay(40);
5847
5848 tg3_clear_mac_status(tp);
5849
5850 goto fiber_setup_done;
5851 }
747e8f8b
MC		 5852
5853 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
5854 tw32_f(MAC_MODE, tp->mac_mode);
5855 udelay(40);
5856
3310e248 5857 tg3_clear_mac_status(tp);
747e8f8b
MC		 5858
5859 if (force_reset)
5860 tg3_phy_reset(tp);
5861
859edb26 5862 tp->link_config.rmt_adv = 0;
747e8f8b
MC		 5863
5864 err |= tg3_readphy(tp, MII_BMSR, &bmsr);
5865 err |= tg3_readphy(tp, MII_BMSR, &bmsr);
4153577a 5866 if (tg3_asic_rev(tp) == ASIC_REV_5714) {
d4d2c558
MC		 5867 if (tr32(MAC_TX_STATUS) & TX_STATUS_LINK_UP)
5868 bmsr |= BMSR_LSTATUS;
5869 else
5870 bmsr &= ~BMSR_LSTATUS;
5871 }
747e8f8b
MC		 5872
5873 err |= tg3_readphy(tp, MII_BMCR, &bmcr);
5874
5875 if ((tp->link_config.autoneg == AUTONEG_ENABLE) && !force_reset &&
f07e9af3 5876 (tp->phy_flags & TG3_PHYFLG_PARALLEL_DETECT)) {
747e8f8b
MC		 5877 /* do nothing, just check for link up at the end */
5878 } else if (tp->link_config.autoneg == AUTONEG_ENABLE) {
28011cf1 5879 u32 adv, newadv;
747e8f8b
MC		 5880
5881 err |= tg3_readphy(tp, MII_ADVERTISE, &adv);
28011cf1
MC		 5882 newadv = adv & ~(ADVERTISE_1000XFULL | ADVERTISE_1000XHALF |
5883 ADVERTISE_1000XPAUSE |
5884 ADVERTISE_1000XPSE_ASYM |
5885 ADVERTISE_SLCT);
747e8f8b 5886
28011cf1 5887 newadv |= tg3_advert_flowctrl_1000X(tp->link_config.flowctrl);
37f07023 5888 newadv |= ethtool_adv_to_mii_adv_x(tp->link_config.advertising);
747e8f8b 5889
28011cf1
MC		 5890 if ((newadv != adv) || !(bmcr & BMCR_ANENABLE)) {
5891 tg3_writephy(tp, MII_ADVERTISE, newadv);
747e8f8b
MC		 5892 bmcr |= BMCR_ANENABLE | BMCR_ANRESTART;
5893 tg3_writephy(tp, MII_BMCR, bmcr);
5894
5895 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
3d3ebe74 5896 tp->serdes_counter = SERDES_AN_TIMEOUT_5714S;
f07e9af3 5897 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
747e8f8b
MC		 5898
5899 return err;
5900 }
5901 } else {
5902 u32 new_bmcr;
5903
5904 bmcr &= ~BMCR_SPEED1000;
5905 new_bmcr = bmcr & ~(BMCR_ANENABLE | BMCR_FULLDPLX);
5906
5907 if (tp->link_config.duplex == DUPLEX_FULL)
5908 new_bmcr |= BMCR_FULLDPLX;
5909
5910 if (new_bmcr != bmcr) {
5911 /* BMCR_SPEED1000 is a reserved bit that needs
5912 * to be set on write.
5913 */
5914 new_bmcr |= BMCR_SPEED1000;
5915
5916 /* Force a linkdown */
f4a46d1f 5917 if (tp->link_up) {
747e8f8b
MC		 5918 u32 adv;
5919
5920 err |= tg3_readphy(tp, MII_ADVERTISE, &adv);
5921 adv &= ~(ADVERTISE_1000XFULL |
5922 ADVERTISE_1000XHALF |
5923 ADVERTISE_SLCT);
5924 tg3_writephy(tp, MII_ADVERTISE, adv);
5925 tg3_writephy(tp, MII_BMCR, bmcr |
5926 BMCR_ANRESTART |
5927 BMCR_ANENABLE);
5928 udelay(10);
f4a46d1f 5929 tg3_carrier_off(tp);
747e8f8b
MC		 5930 }
5931 tg3_writephy(tp, MII_BMCR, new_bmcr);
5932 bmcr = new_bmcr;
5933 err |= tg3_readphy(tp, MII_BMSR, &bmsr);
5934 err |= tg3_readphy(tp, MII_BMSR, &bmsr);
4153577a 5935 if (tg3_asic_rev(tp) == ASIC_REV_5714) {
d4d2c558
MC		 5936 if (tr32(MAC_TX_STATUS) & TX_STATUS_LINK_UP)
5937 bmsr |= BMSR_LSTATUS;
5938 else
5939 bmsr &= ~BMSR_LSTATUS;
5940 }
f07e9af3 5941 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
747e8f8b
MC		 5942 }
5943 }
5944
5945 if (bmsr & BMSR_LSTATUS) {
5946 current_speed = SPEED_1000;
953c96e0 5947 current_link_up = true;
747e8f8b
MC		 5948 if (bmcr & BMCR_FULLDPLX)
5949 current_duplex = DUPLEX_FULL;
5950 else
5951 current_duplex = DUPLEX_HALF;
5952
ef167e27
MC		 5953 local_adv = 0;
5954 remote_adv = 0;
5955
747e8f8b 5956 if (bmcr & BMCR_ANENABLE) {
ef167e27 5957 u32 common;
747e8f8b
MC		 5958
5959 err |= tg3_readphy(tp, MII_ADVERTISE, &local_adv);
5960 err |= tg3_readphy(tp, MII_LPA, &remote_adv);
5961 common = local_adv & remote_adv;
5962 if (common & (ADVERTISE_1000XHALF |
5963 ADVERTISE_1000XFULL)) {
5964 if (common & ADVERTISE_1000XFULL)
5965 current_duplex = DUPLEX_FULL;
5966 else
5967 current_duplex = DUPLEX_HALF;
859edb26
MC		 5968
5969 tp->link_config.rmt_adv =
5970 mii_adv_to_ethtool_adv_x(remote_adv);
63c3a66f 5971 } else if (!tg3_flag(tp, 5780_CLASS)) {
57d8b880 5972 /* Link is up via parallel detect */
859a5887 5973 } else {
953c96e0 5974 current_link_up = false;
859a5887 5975 }
747e8f8b
MC		 5976 }
5977 }
5978
85730a63 5979fiber_setup_done:
953c96e0 5980 if (current_link_up && current_duplex == DUPLEX_FULL)
ef167e27
MC		 5981 tg3_setup_flow_control(tp, local_adv, remote_adv);
5982
747e8f8b
MC		 5983 tp->mac_mode &= ~MAC_MODE_HALF_DUPLEX;
5984 if (tp->link_config.active_duplex == DUPLEX_HALF)
5985 tp->mac_mode |= MAC_MODE_HALF_DUPLEX;
5986
5987 tw32_f(MAC_MODE, tp->mac_mode);
5988 udelay(40);
5989
5990 tw32_f(MAC_EVENT, MAC_EVENT_LNKSTATE_CHANGED);
5991
5992 tp->link_config.active_speed = current_speed;
5993 tp->link_config.active_duplex = current_duplex;
5994
f4a46d1f 5995 tg3_test_and_report_link_chg(tp, current_link_up);
747e8f8b
MC		 5996 return err;
5997}
5998
5999static void tg3_serdes_parallel_detect(struct tg3 *tp)
6000{
3d3ebe74 6001 if (tp->serdes_counter) {
747e8f8b 6002 /* Give autoneg time to complete. */
3d3ebe74 6003 tp->serdes_counter--;
747e8f8b
MC		 6004 return;
6005 }
c6cdf436 6006
f4a46d1f 6007 if (!tp->link_up &&
747e8f8b
MC		 6008 (tp->link_config.autoneg == AUTONEG_ENABLE)) {
6009 u32 bmcr;
6010
6011 tg3_readphy(tp, MII_BMCR, &bmcr);
6012 if (bmcr & BMCR_ANENABLE) {
6013 u32 phy1, phy2;
6014
6015 /* Select shadow register 0x1f */
f08aa1a8
MC		 6016 tg3_writephy(tp, MII_TG3_MISC_SHDW, 0x7c00);
6017 tg3_readphy(tp, MII_TG3_MISC_SHDW, &phy1);
747e8f8b
MC		 6018
6019 /* Select expansion interrupt status register */
f08aa1a8
MC		 6020 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
6021 MII_TG3_DSP_EXP1_INT_STAT);
6022 tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &phy2);
6023 tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &phy2);
747e8f8b
MC		 6024
6025 if ((phy1 & 0x10) && !(phy2 & 0x20)) {
6026 /* We have signal detect and not receiving
6027 * config code words, link is up by parallel
6028 * detection.
6029 */
6030
6031 bmcr &= ~BMCR_ANENABLE;
6032 bmcr |= BMCR_SPEED1000 | BMCR_FULLDPLX;
6033 tg3_writephy(tp, MII_BMCR, bmcr);
f07e9af3 6034 tp->phy_flags |= TG3_PHYFLG_PARALLEL_DETECT;
747e8f8b
MC		 6035 }
6036 }
f4a46d1f 6037 } else if (tp->link_up &&
859a5887 6038 (tp->link_config.autoneg == AUTONEG_ENABLE) &&
f07e9af3 6039 (tp->phy_flags & TG3_PHYFLG_PARALLEL_DETECT)) {
747e8f8b
MC		 6040 u32 phy2;
6041
6042 /* Select expansion interrupt status register */
f08aa1a8
MC		 6043 tg3_writephy(tp, MII_TG3_DSP_ADDRESS,
6044 MII_TG3_DSP_EXP1_INT_STAT);
6045 tg3_readphy(tp, MII_TG3_DSP_RW_PORT, &phy2);
747e8f8b
MC		 6046 if (phy2 & 0x20) {
6047 u32 bmcr;
6048
6049 /* Config code words received, turn on autoneg. */
6050 tg3_readphy(tp, MII_BMCR, &bmcr);
6051 tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANENABLE);
6052
f07e9af3 6053 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
747e8f8b
MC		 6054
6055 }
6056 }
6057}
6058
953c96e0 6059static int tg3_setup_phy(struct tg3 *tp, bool force_reset)
1da177e4 6060{
f2096f94 6061 u32 val;
1da177e4
LT		 6062 int err;
6063
f07e9af3 6064 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)
1da177e4 6065 err = tg3_setup_fiber_phy(tp, force_reset);
f07e9af3 6066 else if (tp->phy_flags & TG3_PHYFLG_MII_SERDES)
747e8f8b 6067 err = tg3_setup_fiber_mii_phy(tp, force_reset);
859a5887 6068 else
1da177e4 6069 err = tg3_setup_copper_phy(tp, force_reset);
1da177e4 6070
4153577a 6071 if (tg3_chip_rev(tp) == CHIPREV_5784_AX) {
f2096f94 6072 u32 scale;
aa6c91fe
MC		 6073
6074 val = tr32(TG3_CPMU_CLCK_STAT) & CPMU_CLCK_STAT_MAC_CLCK_MASK;
6075 if (val == CPMU_CLCK_STAT_MAC_CLCK_62_5)
6076 scale = 65;
6077 else if (val == CPMU_CLCK_STAT_MAC_CLCK_6_25)
6078 scale = 6;
6079 else
6080 scale = 12;
6081
6082 val = tr32(GRC_MISC_CFG) & ~GRC_MISC_CFG_PRESCALAR_MASK;
6083 val |= (scale << GRC_MISC_CFG_PRESCALAR_SHIFT);
6084 tw32(GRC_MISC_CFG, val);
6085 }
6086
f2096f94
MC		 6087 val = (2 << TX_LENGTHS_IPG_CRS_SHIFT) |
6088 (6 << TX_LENGTHS_IPG_SHIFT);
4153577a
JP		 6089 if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
6090 tg3_asic_rev(tp) == ASIC_REV_5762)
f2096f94
MC		 6091 val |= tr32(MAC_TX_LENGTHS) &
6092 (TX_LENGTHS_JMB_FRM_LEN_MSK |
6093 TX_LENGTHS_CNT_DWN_VAL_MSK);
6094
1da177e4
LT		 6095 if (tp->link_config.active_speed == SPEED_1000 &&
6096 tp->link_config.active_duplex == DUPLEX_HALF)
f2096f94
MC		 6097 tw32(MAC_TX_LENGTHS, val |
6098 (0xff << TX_LENGTHS_SLOT_TIME_SHIFT));
1da177e4 6099 else
f2096f94
MC		 6100 tw32(MAC_TX_LENGTHS, val |
6101 (32 << TX_LENGTHS_SLOT_TIME_SHIFT));
1da177e4 6102
63c3a66f 6103 if (!tg3_flag(tp, 5705_PLUS)) {
f4a46d1f 6104 if (tp->link_up) {
1da177e4 6105 tw32(HOSTCC_STAT_COAL_TICKS,
15f9850d 6106 tp->coal.stats_block_coalesce_usecs);
1da177e4
LT		 6107 } else {
6108 tw32(HOSTCC_STAT_COAL_TICKS, 0);
6109 }
6110 }
6111
63c3a66f 6112 if (tg3_flag(tp, ASPM_WORKAROUND)) {
f2096f94 6113 val = tr32(PCIE_PWR_MGMT_THRESH);
f4a46d1f 6114 if (!tp->link_up)
8ed5d97e
MC		 6115 val = (val & ~PCIE_PWR_MGMT_L1_THRESH_MSK) |
6116 tp->pwrmgmt_thresh;
6117 else
6118 val |= PCIE_PWR_MGMT_L1_THRESH_MSK;
6119 tw32(PCIE_PWR_MGMT_THRESH, val);
6120 }
6121
1da177e4
LT		 6122 return err;
6123}
6124
7d41e49a
MC		 6125/* tp->lock must be held */
6126static u64 tg3_refclk_read(struct tg3 *tp)
6127{
6128 u64 stamp = tr32(TG3_EAV_REF_CLCK_LSB);
6129 return stamp | (u64)tr32(TG3_EAV_REF_CLCK_MSB) << 32;
6130}
6131
be947307
MC		 6132/* tp->lock must be held */
6133static void tg3_refclk_write(struct tg3 *tp, u64 newval)
6134{
92e6457d
NS		 6135 u32 clock_ctl = tr32(TG3_EAV_REF_CLCK_CTL);
6136
6137 tw32(TG3_EAV_REF_CLCK_CTL, clock_ctl | TG3_EAV_REF_CLCK_CTL_STOP);
be947307
MC		 6138 tw32(TG3_EAV_REF_CLCK_LSB, newval & 0xffffffff);
6139 tw32(TG3_EAV_REF_CLCK_MSB, newval >> 32);
92e6457d 6140 tw32_f(TG3_EAV_REF_CLCK_CTL, clock_ctl | TG3_EAV_REF_CLCK_CTL_RESUME);
be947307
MC		 6141}
6142
7d41e49a
MC		 6143static inline void tg3_full_lock(struct tg3 *tp, int irq_sync);
6144static inline void tg3_full_unlock(struct tg3 *tp);
6145static int tg3_get_ts_info(struct net_device *dev, struct ethtool_ts_info *info)
6146{
6147 struct tg3 *tp = netdev_priv(dev);
6148
6149 info->so_timestamping = SOF_TIMESTAMPING_TX_SOFTWARE |
6150 SOF_TIMESTAMPING_RX_SOFTWARE |
f233a976
FL		 6151 SOF_TIMESTAMPING_SOFTWARE;
6152
6153 if (tg3_flag(tp, PTP_CAPABLE)) {
32e19272 6154 info->so_timestamping |= SOF_TIMESTAMPING_TX_HARDWARE |
f233a976
FL		 6155 SOF_TIMESTAMPING_RX_HARDWARE |
6156 SOF_TIMESTAMPING_RAW_HARDWARE;
6157 }
7d41e49a
MC		 6158
6159 if (tp->ptp_clock)
6160 info->phc_index = ptp_clock_index(tp->ptp_clock);
6161 else
6162 info->phc_index = -1;
6163
6164 info->tx_types = (1 << HWTSTAMP_TX_OFF) | (1 << HWTSTAMP_TX_ON);
6165
6166 info->rx_filters = (1 << HWTSTAMP_FILTER_NONE) |
6167 (1 << HWTSTAMP_FILTER_PTP_V1_L4_EVENT) |
6168 (1 << HWTSTAMP_FILTER_PTP_V2_L2_EVENT) |
6169 (1 << HWTSTAMP_FILTER_PTP_V2_L4_EVENT);
6170 return 0;
6171}
6172
6173static int tg3_ptp_adjfreq(struct ptp_clock_info *ptp, s32 ppb)
6174{
6175 struct tg3 *tp = container_of(ptp, struct tg3, ptp_info);
6176 bool neg_adj = false;
6177 u32 correction = 0;
6178
6179 if (ppb < 0) {
6180 neg_adj = true;
6181 ppb = -ppb;
6182 }
6183
6184 /* Frequency adjustment is performed using hardware with a 24 bit
6185 * accumulator and a programmable correction value. On each clk, the
6186 * correction value gets added to the accumulator and when it
6187 * overflows, the time counter is incremented/decremented.
6188 *
6189 * So conversion from ppb to correction value is
6190 * ppb * (1 << 24) / 1000000000
6191 */
6192 correction = div_u64((u64)ppb * (1 << 24), 1000000000ULL) &
6193 TG3_EAV_REF_CLK_CORRECT_MASK;
6194
6195 tg3_full_lock(tp, 0);
6196
6197 if (correction)
6198 tw32(TG3_EAV_REF_CLK_CORRECT_CTL,
6199 TG3_EAV_REF_CLK_CORRECT_EN |
6200 (neg_adj ? TG3_EAV_REF_CLK_CORRECT_NEG : 0) | correction);
6201 else
6202 tw32(TG3_EAV_REF_CLK_CORRECT_CTL, 0);
6203
6204 tg3_full_unlock(tp);
6205
6206 return 0;
6207}
6208
6209static int tg3_ptp_adjtime(struct ptp_clock_info *ptp, s64 delta)
6210{
6211 struct tg3 *tp = container_of(ptp, struct tg3, ptp_info);
6212
6213 tg3_full_lock(tp, 0);
6214 tp->ptp_adjust += delta;
6215 tg3_full_unlock(tp);
6216
6217 return 0;
6218}
6219
6220static int tg3_ptp_gettime(struct ptp_clock_info *ptp, struct timespec *ts)
6221{
6222 u64 ns;
6223 u32 remainder;
6224 struct tg3 *tp = container_of(ptp, struct tg3, ptp_info);
6225
6226 tg3_full_lock(tp, 0);
6227 ns = tg3_refclk_read(tp);
6228 ns += tp->ptp_adjust;
6229 tg3_full_unlock(tp);
6230
6231 ts->tv_sec = div_u64_rem(ns, 1000000000, &remainder);
6232 ts->tv_nsec = remainder;
6233
6234 return 0;
6235}
6236
6237static int tg3_ptp_settime(struct ptp_clock_info *ptp,
6238 const struct timespec *ts)
6239{
6240 u64 ns;
6241 struct tg3 *tp = container_of(ptp, struct tg3, ptp_info);
6242
6243 ns = timespec_to_ns(ts);
6244
6245 tg3_full_lock(tp, 0);
6246 tg3_refclk_write(tp, ns);
6247 tp->ptp_adjust = 0;
6248 tg3_full_unlock(tp);
6249
6250 return 0;
6251}
6252
6253static int tg3_ptp_enable(struct ptp_clock_info *ptp,
6254 struct ptp_clock_request *rq, int on)
6255{
92e6457d
NS		 6256 struct tg3 *tp = container_of(ptp, struct tg3, ptp_info);
6257 u32 clock_ctl;
6258 int rval = 0;
6259
6260 switch (rq->type) {
6261 case PTP_CLK_REQ_PEROUT:
6262 if (rq->perout.index != 0)
6263 return -EINVAL;
6264
6265 tg3_full_lock(tp, 0);
6266 clock_ctl = tr32(TG3_EAV_REF_CLCK_CTL);
6267 clock_ctl &= ~TG3_EAV_CTL_TSYNC_GPIO_MASK;
6268
6269 if (on) {
6270 u64 nsec;
6271
6272 nsec = rq->perout.start.sec * 1000000000ULL +
6273 rq->perout.start.nsec;
6274
6275 if (rq->perout.period.sec || rq->perout.period.nsec) {
6276 netdev_warn(tp->dev,
6277 "Device supports only a one-shot timesync output, period must be 0\n");
6278 rval = -EINVAL;
6279 goto err_out;
6280 }
6281
6282 if (nsec & (1ULL << 63)) {
6283 netdev_warn(tp->dev,
6284 "Start value (nsec) is over limit. Maximum size of start is only 63 bits\n");
6285 rval = -EINVAL;
6286 goto err_out;
6287 }
6288
6289 tw32(TG3_EAV_WATCHDOG0_LSB, (nsec & 0xffffffff));
6290 tw32(TG3_EAV_WATCHDOG0_MSB,
6291 TG3_EAV_WATCHDOG0_EN |
6292 ((nsec >> 32) & TG3_EAV_WATCHDOG_MSB_MASK));
6293
6294 tw32(TG3_EAV_REF_CLCK_CTL,
6295 clock_ctl | TG3_EAV_CTL_TSYNC_WDOG0);
6296 } else {
6297 tw32(TG3_EAV_WATCHDOG0_MSB, 0);
6298 tw32(TG3_EAV_REF_CLCK_CTL, clock_ctl);
6299 }
6300
6301err_out:
6302 tg3_full_unlock(tp);
6303 return rval;
6304
6305 default:
6306 break;
6307 }
6308
7d41e49a
MC		 6309 return -EOPNOTSUPP;
6310}
6311
6312static const struct ptp_clock_info tg3_ptp_caps = {
6313 .owner = THIS_MODULE,
6314 .name = "tg3 clock",
6315 .max_adj = 250000000,
6316 .n_alarm = 0,
6317 .n_ext_ts = 0,
92e6457d 6318 .n_per_out = 1,
4986b4f0 6319 .n_pins = 0,
7d41e49a
MC		 6320 .pps = 0,
6321 .adjfreq = tg3_ptp_adjfreq,
6322 .adjtime = tg3_ptp_adjtime,
6323 .gettime = tg3_ptp_gettime,
6324 .settime = tg3_ptp_settime,
6325 .enable = tg3_ptp_enable,
6326};
6327
fb4ce8ad
MC		 6328static void tg3_hwclock_to_timestamp(struct tg3 *tp, u64 hwclock,
6329 struct skb_shared_hwtstamps *timestamp)
6330{
6331 memset(timestamp, 0, sizeof(struct skb_shared_hwtstamps));
6332 timestamp->hwtstamp = ns_to_ktime((hwclock & TG3_TSTAMP_MASK) +
6333 tp->ptp_adjust);
6334}
6335
be947307
MC		 6336/* tp->lock must be held */
6337static void tg3_ptp_init(struct tg3 *tp)
6338{
6339 if (!tg3_flag(tp, PTP_CAPABLE))
6340 return;
6341
6342 /* Initialize the hardware clock to the system time. */
6343 tg3_refclk_write(tp, ktime_to_ns(ktime_get_real()));
6344 tp->ptp_adjust = 0;
7d41e49a 6345 tp->ptp_info = tg3_ptp_caps;
be947307
MC		 6346}
6347
6348/* tp->lock must be held */
6349static void tg3_ptp_resume(struct tg3 *tp)
6350{
6351 if (!tg3_flag(tp, PTP_CAPABLE))
6352 return;
6353
6354 tg3_refclk_write(tp, ktime_to_ns(ktime_get_real()) + tp->ptp_adjust);
6355 tp->ptp_adjust = 0;
6356}
6357
6358static void tg3_ptp_fini(struct tg3 *tp)
6359{
6360 if (!tg3_flag(tp, PTP_CAPABLE) || !tp->ptp_clock)
6361 return;
6362
7d41e49a 6363 ptp_clock_unregister(tp->ptp_clock);
be947307
MC		 6364 tp->ptp_clock = NULL;
6365 tp->ptp_adjust = 0;
6366}
6367
66cfd1bd
MC		 6368static inline int tg3_irq_sync(struct tg3 *tp)
6369{
6370 return tp->irq_sync;
6371}
6372
97bd8e49
MC		 6373static inline void tg3_rd32_loop(struct tg3 *tp, u32 *dst, u32 off, u32 len)
6374{
6375 int i;
6376
6377 dst = (u32 *)((u8 *)dst + off);
6378 for (i = 0; i < len; i += sizeof(u32))
6379 *dst++ = tr32(off + i);
6380}
6381
6382static void tg3_dump_legacy_regs(struct tg3 *tp, u32 *regs)
6383{
6384 tg3_rd32_loop(tp, regs, TG3PCI_VENDOR, 0xb0);
6385 tg3_rd32_loop(tp, regs, MAILBOX_INTERRUPT_0, 0x200);
6386 tg3_rd32_loop(tp, regs, MAC_MODE, 0x4f0);
6387 tg3_rd32_loop(tp, regs, SNDDATAI_MODE, 0xe0);
6388 tg3_rd32_loop(tp, regs, SNDDATAC_MODE, 0x04);
6389 tg3_rd32_loop(tp, regs, SNDBDS_MODE, 0x80);
6390 tg3_rd32_loop(tp, regs, SNDBDI_MODE, 0x48);
6391 tg3_rd32_loop(tp, regs, SNDBDC_MODE, 0x04);
6392 tg3_rd32_loop(tp, regs, RCVLPC_MODE, 0x20);
6393 tg3_rd32_loop(tp, regs, RCVLPC_SELLST_BASE, 0x15c);
6394 tg3_rd32_loop(tp, regs, RCVDBDI_MODE, 0x0c);
6395 tg3_rd32_loop(tp, regs, RCVDBDI_JUMBO_BD, 0x3c);
6396 tg3_rd32_loop(tp, regs, RCVDBDI_BD_PROD_IDX_0, 0x44);
6397 tg3_rd32_loop(tp, regs, RCVDCC_MODE, 0x04);
6398 tg3_rd32_loop(tp, regs, RCVBDI_MODE, 0x20);
6399 tg3_rd32_loop(tp, regs, RCVCC_MODE, 0x14);
6400 tg3_rd32_loop(tp, regs, RCVLSC_MODE, 0x08);
6401 tg3_rd32_loop(tp, regs, MBFREE_MODE, 0x08);
6402 tg3_rd32_loop(tp, regs, HOSTCC_MODE, 0x100);
6403
63c3a66f 6404 if (tg3_flag(tp, SUPPORT_MSIX))
97bd8e49
MC		 6405 tg3_rd32_loop(tp, regs, HOSTCC_RXCOL_TICKS_VEC1, 0x180);
6406
6407 tg3_rd32_loop(tp, regs, MEMARB_MODE, 0x10);
6408 tg3_rd32_loop(tp, regs, BUFMGR_MODE, 0x58);
6409 tg3_rd32_loop(tp, regs, RDMAC_MODE, 0x08);
6410 tg3_rd32_loop(tp, regs, WDMAC_MODE, 0x08);
6411 tg3_rd32_loop(tp, regs, RX_CPU_MODE, 0x04);
6412 tg3_rd32_loop(tp, regs, RX_CPU_STATE, 0x04);
6413 tg3_rd32_loop(tp, regs, RX_CPU_PGMCTR, 0x04);
6414 tg3_rd32_loop(tp, regs, RX_CPU_HWBKPT, 0x04);
6415
63c3a66f 6416 if (!tg3_flag(tp, 5705_PLUS)) {
97bd8e49
MC		 6417 tg3_rd32_loop(tp, regs, TX_CPU_MODE, 0x04);
6418 tg3_rd32_loop(tp, regs, TX_CPU_STATE, 0x04);
6419 tg3_rd32_loop(tp, regs, TX_CPU_PGMCTR, 0x04);
6420 }
6421
6422 tg3_rd32_loop(tp, regs, GRCMBOX_INTERRUPT_0, 0x110);
6423 tg3_rd32_loop(tp, regs, FTQ_RESET, 0x120);
6424 tg3_rd32_loop(tp, regs, MSGINT_MODE, 0x0c);
6425 tg3_rd32_loop(tp, regs, DMAC_MODE, 0x04);
6426 tg3_rd32_loop(tp, regs, GRC_MODE, 0x4c);
6427
63c3a66f 6428 if (tg3_flag(tp, NVRAM))
97bd8e49
MC		 6429 tg3_rd32_loop(tp, regs, NVRAM_CMD, 0x24);
6430}
6431
6432static void tg3_dump_state(struct tg3 *tp)
6433{
6434 int i;
6435 u32 *regs;
6436
6437 regs = kzalloc(TG3_REG_BLK_SIZE, GFP_ATOMIC);
b2adaca9 6438 if (!regs)
97bd8e49 6439 return;
97bd8e49 6440
63c3a66f 6441 if (tg3_flag(tp, PCI_EXPRESS)) {
97bd8e49
MC		 6442 /* Read up to but not including private PCI registers */
6443 for (i = 0; i < TG3_PCIE_TLDLPL_PORT; i += sizeof(u32))
6444 regs[i / sizeof(u32)] = tr32(i);
6445 } else
6446 tg3_dump_legacy_regs(tp, regs);
6447
6448 for (i = 0; i < TG3_REG_BLK_SIZE / sizeof(u32); i += 4) {
6449 if (!regs[i + 0] && !regs[i + 1] &&
6450 !regs[i + 2] && !regs[i + 3])
6451 continue;
6452
6453 netdev_err(tp->dev, "0x%08x: 0x%08x, 0x%08x, 0x%08x, 0x%08x\n",
6454 i * 4,
6455 regs[i + 0], regs[i + 1], regs[i + 2], regs[i + 3]);
6456 }
6457
6458 kfree(regs);
6459
6460 for (i = 0; i < tp->irq_cnt; i++) {
6461 struct tg3_napi *tnapi = &tp->napi[i];
6462
6463 /* SW status block */
6464 netdev_err(tp->dev,
6465 "%d: Host status block [%08x:%08x:(%04x:%04x:%04x):(%04x:%04x)]\n",
6466 i,
6467 tnapi->hw_status->status,
6468 tnapi->hw_status->status_tag,
6469 tnapi->hw_status->rx_jumbo_consumer,
6470 tnapi->hw_status->rx_consumer,
6471 tnapi->hw_status->rx_mini_consumer,
6472 tnapi->hw_status->idx[0].rx_producer,
6473 tnapi->hw_status->idx[0].tx_consumer);
6474
6475 netdev_err(tp->dev,
6476 "%d: NAPI info [%08x:%08x:(%04x:%04x:%04x):%04x:(%04x:%04x:%04x:%04x)]\n",
6477 i,
6478 tnapi->last_tag, tnapi->last_irq_tag,
6479 tnapi->tx_prod, tnapi->tx_cons, tnapi->tx_pending,
6480 tnapi->rx_rcb_ptr,
6481 tnapi->prodring.rx_std_prod_idx,
6482 tnapi->prodring.rx_std_cons_idx,
6483 tnapi->prodring.rx_jmb_prod_idx,
6484 tnapi->prodring.rx_jmb_cons_idx);
6485 }
6486}
6487
df3e6548
MC		 6488/* This is called whenever we suspect that the system chipset is re-
6489 * ordering the sequence of MMIO to the tx send mailbox. The symptom
6490 * is bogus tx completions. We try to recover by setting the
6491 * TG3_FLAG_MBOX_WRITE_REORDER flag and resetting the chip later
6492 * in the workqueue.
6493 */
6494static void tg3_tx_recover(struct tg3 *tp)
6495{
63c3a66f 6496 BUG_ON(tg3_flag(tp, MBOX_WRITE_REORDER) ||
df3e6548
MC		 6497 tp->write32_tx_mbox == tg3_write_indirect_mbox);
6498
5129c3a3
MC		 6499 netdev_warn(tp->dev,
6500 "The system may be re-ordering memory-mapped I/O "
6501 "cycles to the network device, attempting to recover. "
6502 "Please report the problem to the driver maintainer "
6503 "and include system chipset information.\n");
df3e6548 6504
63c3a66f 6505 tg3_flag_set(tp, TX_RECOVERY_PENDING);
df3e6548
MC		 6506}
6507
f3f3f27e 6508static inline u32 tg3_tx_avail(struct tg3_napi *tnapi)
1b2a7205 6509{
f65aac16
MC		 6510 /* Tell compiler to fetch tx indices from memory. */
6511 barrier();
f3f3f27e
MC		 6512 return tnapi->tx_pending -
6513 ((tnapi->tx_prod - tnapi->tx_cons) & (TG3_TX_RING_SIZE - 1));
1b2a7205
MC		 6514}
6515
1da177e4
LT		 6516/* Tigon3 never reports partial packet sends. So we do not
6517 * need special logic to handle SKBs that have not had all
6518 * of their frags sent yet, like SunGEM does.
6519 */
17375d25 6520static void tg3_tx(struct tg3_napi *tnapi)
1da177e4 6521{
17375d25 6522 struct tg3 *tp = tnapi->tp;
898a56f8 6523 u32 hw_idx = tnapi->hw_status->idx[0].tx_consumer;
f3f3f27e 6524 u32 sw_idx = tnapi->tx_cons;
fe5f5787
MC		 6525 struct netdev_queue *txq;
6526 int index = tnapi - tp->napi;
298376d3 6527 unsigned int pkts_compl = 0, bytes_compl = 0;
fe5f5787 6528
63c3a66f 6529 if (tg3_flag(tp, ENABLE_TSS))
fe5f5787
MC		 6530 index--;
6531
6532 txq = netdev_get_tx_queue(tp->dev, index);
1da177e4
LT		 6533
6534 while (sw_idx != hw_idx) {
df8944cf 6535 struct tg3_tx_ring_info *ri = &tnapi->tx_buffers[sw_idx];
1da177e4 6536 struct sk_buff *skb = ri->skb;
df3e6548
MC		 6537 int i, tx_bug = 0;
6538
6539 if (unlikely(skb == NULL)) {
6540 tg3_tx_recover(tp);
6541 return;
6542 }
1da177e4 6543
fb4ce8ad
MC		 6544 if (tnapi->tx_ring[sw_idx].len_flags & TXD_FLAG_HWTSTAMP) {
6545 struct skb_shared_hwtstamps timestamp;
6546 u64 hwclock = tr32(TG3_TX_TSTAMP_LSB);
6547 hwclock |= (u64)tr32(TG3_TX_TSTAMP_MSB) << 32;
6548
6549 tg3_hwclock_to_timestamp(tp, hwclock, &timestamp);
6550
6551 skb_tstamp_tx(skb, &timestamp);
6552 }
6553
f4188d8a 6554 pci_unmap_single(tp->pdev,
4e5e4f0d 6555 dma_unmap_addr(ri, mapping),
f4188d8a
AD		 6556 skb_headlen(skb),
6557 PCI_DMA_TODEVICE);
1da177e4
LT		 6558
6559 ri->skb = NULL;
6560
e01ee14d
MC		 6561 while (ri->fragmented) {
6562 ri->fragmented = false;
6563 sw_idx = NEXT_TX(sw_idx);
6564 ri = &tnapi->tx_buffers[sw_idx];
6565 }
6566
1da177e4
LT		 6567 sw_idx = NEXT_TX(sw_idx);
6568
6569 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
f3f3f27e 6570 ri = &tnapi->tx_buffers[sw_idx];
df3e6548
MC		 6571 if (unlikely(ri->skb != NULL || sw_idx == hw_idx))
6572 tx_bug = 1;
f4188d8a
AD		 6573
6574 pci_unmap_page(tp->pdev,
4e5e4f0d 6575 dma_unmap_addr(ri, mapping),
9e903e08 6576 skb_frag_size(&skb_shinfo(skb)->frags[i]),
f4188d8a 6577 PCI_DMA_TODEVICE);
e01ee14d
MC		 6578
6579 while (ri->fragmented) {
6580 ri->fragmented = false;
6581 sw_idx = NEXT_TX(sw_idx);
6582 ri = &tnapi->tx_buffers[sw_idx];
6583 }
6584
1da177e4
LT		 6585 sw_idx = NEXT_TX(sw_idx);
6586 }
6587
298376d3
TH		 6588 pkts_compl++;
6589 bytes_compl += skb->len;
6590
497a27b9 6591 dev_kfree_skb_any(skb);
df3e6548
MC		 6592
6593 if (unlikely(tx_bug)) {
6594 tg3_tx_recover(tp);
6595 return;
6596 }
1da177e4
LT		 6597 }
6598
5cb917bc 6599 netdev_tx_completed_queue(txq, pkts_compl, bytes_compl);
298376d3 6600
f3f3f27e 6601 tnapi->tx_cons = sw_idx;
1da177e4 6602
1b2a7205
MC		 6603 /* Need to make the tx_cons update visible to tg3_start_xmit()
6604 * before checking for netif_queue_stopped(). Without the
6605 * memory barrier, there is a small possibility that tg3_start_xmit()
6606 * will miss it and cause the queue to be stopped forever.
6607 */
6608 smp_mb();
6609
fe5f5787 6610 if (unlikely(netif_tx_queue_stopped(txq) &&
f3f3f27e 6611 (tg3_tx_avail(tnapi) > TG3_TX_WAKEUP_THRESH(tnapi)))) {
fe5f5787
MC		 6612 __netif_tx_lock(txq, smp_processor_id());
6613 if (netif_tx_queue_stopped(txq) &&
f3f3f27e 6614 (tg3_tx_avail(tnapi) > TG3_TX_WAKEUP_THRESH(tnapi)))
fe5f5787
MC		 6615 netif_tx_wake_queue(txq);
6616 __netif_tx_unlock(txq);
51b91468 6617 }
1da177e4
LT		 6618}
6619
8d4057a9
ED		 6620static void tg3_frag_free(bool is_frag, void *data)
6621{
6622 if (is_frag)
6623 put_page(virt_to_head_page(data));
6624 else
6625 kfree(data);
6626}
6627
9205fd9c 6628static void tg3_rx_data_free(struct tg3 *tp, struct ring_info *ri, u32 map_sz)
2b2cdb65 6629{
8d4057a9
ED		 6630 unsigned int skb_size = SKB_DATA_ALIGN(map_sz + TG3_RX_OFFSET(tp)) +
6631 SKB_DATA_ALIGN(sizeof(struct skb_shared_info));
6632
9205fd9c 6633 if (!ri->data)
2b2cdb65
MC		 6634 return;
6635
4e5e4f0d 6636 pci_unmap_single(tp->pdev, dma_unmap_addr(ri, mapping),
2b2cdb65 6637 map_sz, PCI_DMA_FROMDEVICE);
a1e8b307 6638 tg3_frag_free(skb_size <= PAGE_SIZE, ri->data);
9205fd9c 6639 ri->data = NULL;
2b2cdb65
MC		 6640}
6641
8d4057a9 6642
1da177e4
LT		 6643/* Returns size of skb allocated or < 0 on error.
6644 *
6645 * We only need to fill in the address because the other members
6646 * of the RX descriptor are invariant, see tg3_init_rings.
6647 *
6648 * Note the purposeful assymetry of cpu vs. chip accesses. For
6649 * posting buffers we only dirty the first cache line of the RX
6650 * descriptor (containing the address). Whereas for the RX status
6651 * buffers the cpu only reads the last cacheline of the RX descriptor
6652 * (to fetch the error flags, vlan tag, checksum, and opaque cookie).
6653 */
9205fd9c 6654static int tg3_alloc_rx_data(struct tg3 *tp, struct tg3_rx_prodring_set *tpr,
8d4057a9
ED		 6655 u32 opaque_key, u32 dest_idx_unmasked,
6656 unsigned int *frag_size)
1da177e4
LT		 6657{
6658 struct tg3_rx_buffer_desc *desc;
f94e290e 6659 struct ring_info *map;
9205fd9c 6660 u8 *data;
1da177e4 6661 dma_addr_t mapping;
9205fd9c 6662 int skb_size, data_size, dest_idx;
1da177e4 6663
1da177e4
LT		 6664 switch (opaque_key) {
6665 case RXD_OPAQUE_RING_STD:
2c49a44d 6666 dest_idx = dest_idx_unmasked & tp->rx_std_ring_mask;
21f581a5
MC		 6667 desc = &tpr->rx_std[dest_idx];
6668 map = &tpr->rx_std_buffers[dest_idx];
9205fd9c 6669 data_size = tp->rx_pkt_map_sz;
1da177e4
LT		 6670 break;
6671
6672 case RXD_OPAQUE_RING_JUMBO:
2c49a44d 6673 dest_idx = dest_idx_unmasked & tp->rx_jmb_ring_mask;
79ed5ac7 6674 desc = &tpr->rx_jmb[dest_idx].std;
21f581a5 6675 map = &tpr->rx_jmb_buffers[dest_idx];
9205fd9c 6676 data_size = TG3_RX_JMB_MAP_SZ;
1da177e4
LT		 6677 break;
6678
6679 default:
6680 return -EINVAL;
855e1111 6681 }
1da177e4
LT		 6682
6683 /* Do not overwrite any of the map or rp information
6684 * until we are sure we can commit to a new buffer.
6685 *
6686 * Callers depend upon this behavior and assume that
6687 * we leave everything unchanged if we fail.
6688 */
9205fd9c
ED		 6689 skb_size = SKB_DATA_ALIGN(data_size + TG3_RX_OFFSET(tp)) +
6690 SKB_DATA_ALIGN(sizeof(struct skb_shared_info));
a1e8b307
ED		 6691 if (skb_size <= PAGE_SIZE) {
6692 data = netdev_alloc_frag(skb_size);
6693 *frag_size = skb_size;
8d4057a9
ED		 6694 } else {
6695 data = kmalloc(skb_size, GFP_ATOMIC);
6696 *frag_size = 0;
6697 }
9205fd9c 6698 if (!data)
1da177e4
LT		 6699 return -ENOMEM;
6700
9205fd9c
ED		 6701 mapping = pci_map_single(tp->pdev,
6702 data + TG3_RX_OFFSET(tp),
6703 data_size,
1da177e4 6704 PCI_DMA_FROMDEVICE);
8d4057a9 6705 if (unlikely(pci_dma_mapping_error(tp->pdev, mapping))) {
a1e8b307 6706 tg3_frag_free(skb_size <= PAGE_SIZE, data);
a21771dd
MC		 6707 return -EIO;
6708 }
1da177e4 6709
9205fd9c 6710 map->data = data;
4e5e4f0d 6711 dma_unmap_addr_set(map, mapping, mapping);
1da177e4 6712
1da177e4
LT		 6713 desc->addr_hi = ((u64)mapping >> 32);
6714 desc->addr_lo = ((u64)mapping & 0xffffffff);
6715
9205fd9c 6716 return data_size;
1da177e4
LT		 6717}
6718
6719/* We only need to move over in the address because the other
6720 * members of the RX descriptor are invariant. See notes above
9205fd9c 6721 * tg3_alloc_rx_data for full details.
1da177e4 6722 */
a3896167
MC		 6723static void tg3_recycle_rx(struct tg3_napi *tnapi,
6724 struct tg3_rx_prodring_set *dpr,
6725 u32 opaque_key, int src_idx,
6726 u32 dest_idx_unmasked)
1da177e4 6727{
17375d25 6728 struct tg3 *tp = tnapi->tp;
1da177e4
LT		 6729 struct tg3_rx_buffer_desc *src_desc, *dest_desc;
6730 struct ring_info *src_map, *dest_map;
8fea32b9 6731 struct tg3_rx_prodring_set *spr = &tp->napi[0].prodring;
c6cdf436 6732 int dest_idx;
1da177e4
LT		 6733
6734 switch (opaque_key) {
6735 case RXD_OPAQUE_RING_STD:
2c49a44d 6736 dest_idx = dest_idx_unmasked & tp->rx_std_ring_mask;
a3896167
MC		 6737 dest_desc = &dpr->rx_std[dest_idx];
6738 dest_map = &dpr->rx_std_buffers[dest_idx];
6739 src_desc = &spr->rx_std[src_idx];
6740 src_map = &spr->rx_std_buffers[src_idx];
1da177e4
LT		 6741 break;
6742
6743 case RXD_OPAQUE_RING_JUMBO:
2c49a44d 6744 dest_idx = dest_idx_unmasked & tp->rx_jmb_ring_mask;
a3896167
MC		 6745 dest_desc = &dpr->rx_jmb[dest_idx].std;
6746 dest_map = &dpr->rx_jmb_buffers[dest_idx];
6747 src_desc = &spr->rx_jmb[src_idx].std;
6748 src_map = &spr->rx_jmb_buffers[src_idx];
1da177e4
LT		 6749 break;
6750
6751 default:
6752 return;
855e1111 6753 }
1da177e4 6754
9205fd9c 6755 dest_map->data = src_map->data;
4e5e4f0d
FT		 6756 dma_unmap_addr_set(dest_map, mapping,
6757 dma_unmap_addr(src_map, mapping));
1da177e4
LT		 6758 dest_desc->addr_hi = src_desc->addr_hi;
6759 dest_desc->addr_lo = src_desc->addr_lo;
e92967bf
MC		 6760
6761 /* Ensure that the update to the skb happens after the physical
6762 * addresses have been transferred to the new BD location.
6763 */
6764 smp_wmb();
6765
9205fd9c 6766 src_map->data = NULL;
1da177e4
LT		 6767}
6768
1da177e4
LT		 6769/* The RX ring scheme is composed of multiple rings which post fresh
6770 * buffers to the chip, and one special ring the chip uses to report
6771 * status back to the host.
6772 *
6773 * The special ring reports the status of received packets to the
6774 * host. The chip does not write into the original descriptor the
6775 * RX buffer was obtained from. The chip simply takes the original
6776 * descriptor as provided by the host, updates the status and length
6777 * field, then writes this into the next status ring entry.
6778 *
6779 * Each ring the host uses to post buffers to the chip is described
6780 * by a TG3_BDINFO entry in the chips SRAM area. When a packet arrives,
6781 * it is first placed into the on-chip ram. When the packet's length
6782 * is known, it walks down the TG3_BDINFO entries to select the ring.
6783 * Each TG3_BDINFO specifies a MAXLEN field and the first TG3_BDINFO
6784 * which is within the range of the new packet's length is chosen.
6785 *
6786 * The "separate ring for rx status" scheme may sound queer, but it makes
6787 * sense from a cache coherency perspective. If only the host writes
6788 * to the buffer post rings, and only the chip writes to the rx status
6789 * rings, then cache lines never move beyond shared-modified state.
6790 * If both the host and chip were to write into the same ring, cache line
6791 * eviction could occur since both entities want it in an exclusive state.
6792 */
17375d25 6793static int tg3_rx(struct tg3_napi *tnapi, int budget)
1da177e4 6794{
17375d25 6795 struct tg3 *tp = tnapi->tp;
f92905de 6796 u32 work_mask, rx_std_posted = 0;
4361935a 6797 u32 std_prod_idx, jmb_prod_idx;
72334482 6798 u32 sw_idx = tnapi->rx_rcb_ptr;
483ba50b 6799 u16 hw_idx;
1da177e4 6800 int received;
8fea32b9 6801 struct tg3_rx_prodring_set *tpr = &tnapi->prodring;
1da177e4 6802
8d9d7cfc 6803 hw_idx = *(tnapi->rx_rcb_prod_idx);
1da177e4
LT		 6804 /*
6805 * We need to order the read of hw_idx and the read of
6806 * the opaque cookie.
6807 */
6808 rmb();
1da177e4
LT		 6809 work_mask = 0;
6810 received = 0;
4361935a
MC		 6811 std_prod_idx = tpr->rx_std_prod_idx;
6812 jmb_prod_idx = tpr->rx_jmb_prod_idx;
1da177e4 6813 while (sw_idx != hw_idx && budget > 0) {
afc081f8 6814 struct ring_info *ri;
72334482 6815 struct tg3_rx_buffer_desc *desc = &tnapi->rx_rcb[sw_idx];
1da177e4
LT		 6816 unsigned int len;
6817 struct sk_buff *skb;
6818 dma_addr_t dma_addr;
6819 u32 opaque_key, desc_idx, *post_ptr;
9205fd9c 6820 u8 *data;
fb4ce8ad 6821 u64 tstamp = 0;
1da177e4
LT		 6822
6823 desc_idx = desc->opaque & RXD_OPAQUE_INDEX_MASK;
6824 opaque_key = desc->opaque & RXD_OPAQUE_RING_MASK;
6825 if (opaque_key == RXD_OPAQUE_RING_STD) {
8fea32b9 6826 ri = &tp->napi[0].prodring.rx_std_buffers[desc_idx];
4e5e4f0d 6827 dma_addr = dma_unmap_addr(ri, mapping);
9205fd9c 6828 data = ri->data;
4361935a 6829 post_ptr = &std_prod_idx;
f92905de 6830 rx_std_posted++;
1da177e4 6831 } else if (opaque_key == RXD_OPAQUE_RING_JUMBO) {
8fea32b9 6832 ri = &tp->napi[0].prodring.rx_jmb_buffers[desc_idx];
4e5e4f0d 6833 dma_addr = dma_unmap_addr(ri, mapping);
9205fd9c 6834 data = ri->data;
4361935a 6835 post_ptr = &jmb_prod_idx;
21f581a5 6836 } else
1da177e4 6837 goto next_pkt_nopost;
1da177e4
LT		 6838
6839 work_mask |= opaque_key;
6840
d7b95315 6841 if (desc->err_vlan & RXD_ERR_MASK) {
1da177e4 6842 drop_it:
a3896167 6843 tg3_recycle_rx(tnapi, tpr, opaque_key,
1da177e4
LT		 6844 desc_idx, *post_ptr);
6845 drop_it_no_recycle:
6846 /* Other statistics kept track of by card. */
b0057c51 6847 tp->rx_dropped++;
1da177e4
LT		 6848 goto next_pkt;
6849 }
6850
9205fd9c 6851 prefetch(data + TG3_RX_OFFSET(tp));
ad829268
MC		 6852 len = ((desc->idx_len & RXD_LEN_MASK) >> RXD_LEN_SHIFT) -
6853 ETH_FCS_LEN;
1da177e4 6854
fb4ce8ad
MC		 6855 if ((desc->type_flags & RXD_FLAG_PTPSTAT_MASK) ==
6856 RXD_FLAG_PTPSTAT_PTPV1 ||
6857 (desc->type_flags & RXD_FLAG_PTPSTAT_MASK) ==
6858 RXD_FLAG_PTPSTAT_PTPV2) {
6859 tstamp = tr32(TG3_RX_TSTAMP_LSB);
6860 tstamp |= (u64)tr32(TG3_RX_TSTAMP_MSB) << 32;
6861 }
6862
d2757fc4 6863 if (len > TG3_RX_COPY_THRESH(tp)) {
1da177e4 6864 int skb_size;
8d4057a9 6865 unsigned int frag_size;
1da177e4 6866
9205fd9c 6867 skb_size = tg3_alloc_rx_data(tp, tpr, opaque_key,
8d4057a9 6868 *post_ptr, &frag_size);
1da177e4
LT		 6869 if (skb_size < 0)
6870 goto drop_it;
6871
287be12e 6872 pci_unmap_single(tp->pdev, dma_addr, skb_size,
1da177e4
LT		 6873 PCI_DMA_FROMDEVICE);
6874
9205fd9c 6875 /* Ensure that the update to the data happens
61e800cf
MC		 6876 * after the usage of the old DMA mapping.
6877 */
6878 smp_wmb();
6879
9205fd9c 6880 ri->data = NULL;
61e800cf 6881
85aec73d
IV		 6882 skb = build_skb(data, frag_size);
6883 if (!skb) {
6884 tg3_frag_free(frag_size != 0, data);
6885 goto drop_it_no_recycle;
6886 }
6887 skb_reserve(skb, TG3_RX_OFFSET(tp));
1da177e4 6888 } else {
a3896167 6889 tg3_recycle_rx(tnapi, tpr, opaque_key,
1da177e4
LT		 6890 desc_idx, *post_ptr);
6891
9205fd9c
ED		 6892 skb = netdev_alloc_skb(tp->dev,
6893 len + TG3_RAW_IP_ALIGN);
6894 if (skb == NULL)
1da177e4
LT		 6895 goto drop_it_no_recycle;
6896
9205fd9c 6897 skb_reserve(skb, TG3_RAW_IP_ALIGN);
1da177e4 6898 pci_dma_sync_single_for_cpu(tp->pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
9205fd9c
ED		 6899 memcpy(skb->data,
6900 data + TG3_RX_OFFSET(tp),
6901 len);
1da177e4 6902 pci_dma_sync_single_for_device(tp->pdev, dma_addr, len, PCI_DMA_FROMDEVICE);
1da177e4
LT		 6903 }
6904
9205fd9c 6905 skb_put(skb, len);
fb4ce8ad
MC		 6906 if (tstamp)
6907 tg3_hwclock_to_timestamp(tp, tstamp,
6908 skb_hwtstamps(skb));
6909
dc668910 6910 if ((tp->dev->features & NETIF_F_RXCSUM) &&
1da177e4
LT		 6911 (desc->type_flags & RXD_FLAG_TCPUDP_CSUM) &&
6912 (((desc->ip_tcp_csum & RXD_TCPCSUM_MASK)
6913 >> RXD_TCPCSUM_SHIFT) == 0xffff))
6914 skb->ip_summed = CHECKSUM_UNNECESSARY;
6915 else
bc8acf2c 6916 skb_checksum_none_assert(skb);
1da177e4
LT		 6917
6918 skb->protocol = eth_type_trans(skb, tp->dev);
f7b493e0
MC		 6919
6920 if (len > (tp->dev->mtu + ETH_HLEN) &&
7d3083ee
VY		 6921 skb->protocol != htons(ETH_P_8021Q) &&
6922 skb->protocol != htons(ETH_P_8021AD)) {
497a27b9 6923 dev_kfree_skb_any(skb);
b0057c51 6924 goto drop_it_no_recycle;
f7b493e0
MC		 6925 }
6926
9dc7a113 6927 if (desc->type_flags & RXD_FLAG_VLAN &&
bf933c80 6928 !(tp->rx_mode & RX_MODE_KEEP_VLAN_TAG))
86a9bad3 6929 __vlan_hwaccel_put_tag(skb, htons(ETH_P_8021Q),
bf933c80 6930 desc->err_vlan & RXD_VLAN_MASK);
9dc7a113 6931
bf933c80 6932 napi_gro_receive(&tnapi->napi, skb);
1da177e4 6933
1da177e4
LT		 6934 received++;
6935 budget--;
6936
6937next_pkt:
6938 (*post_ptr)++;
f92905de
MC		 6939
6940 if (unlikely(rx_std_posted >= tp->rx_std_max_post)) {
2c49a44d
MC		 6941 tpr->rx_std_prod_idx = std_prod_idx &
6942 tp->rx_std_ring_mask;
86cfe4ff
MC		 6943 tw32_rx_mbox(TG3_RX_STD_PROD_IDX_REG,
6944 tpr->rx_std_prod_idx);
f92905de
MC		 6945 work_mask &= ~RXD_OPAQUE_RING_STD;
6946 rx_std_posted = 0;
6947 }
1da177e4 6948next_pkt_nopost:
483ba50b 6949 sw_idx++;
7cb32cf2 6950 sw_idx &= tp->rx_ret_ring_mask;
52f6d697
MC		 6951
6952 /* Refresh hw_idx to see if there is new work */
6953 if (sw_idx == hw_idx) {
8d9d7cfc 6954 hw_idx = *(tnapi->rx_rcb_prod_idx);
52f6d697
MC		 6955 rmb();
6956 }
1da177e4
LT		 6957 }
6958
6959 /* ACK the status ring. */
72334482
MC		 6960 tnapi->rx_rcb_ptr = sw_idx;
6961 tw32_rx_mbox(tnapi->consmbox, sw_idx);
1da177e4
LT		 6962
6963 /* Refill RX ring(s). */
63c3a66f 6964 if (!tg3_flag(tp, ENABLE_RSS)) {
6541b806
MC		 6965 /* Sync BD data before updating mailbox */
6966 wmb();
6967
b196c7e4 6968 if (work_mask & RXD_OPAQUE_RING_STD) {
2c49a44d
MC		 6969 tpr->rx_std_prod_idx = std_prod_idx &
6970 tp->rx_std_ring_mask;
b196c7e4
MC		 6971 tw32_rx_mbox(TG3_RX_STD_PROD_IDX_REG,
6972 tpr->rx_std_prod_idx);
6973 }
6974 if (work_mask & RXD_OPAQUE_RING_JUMBO) {
2c49a44d
MC		 6975 tpr->rx_jmb_prod_idx = jmb_prod_idx &
6976 tp->rx_jmb_ring_mask;
b196c7e4
MC		 6977 tw32_rx_mbox(TG3_RX_JMB_PROD_IDX_REG,
6978 tpr->rx_jmb_prod_idx);
6979 }
6980 mmiowb();
6981 } else if (work_mask) {
6982 /* rx_std_buffers[] and rx_jmb_buffers[] entries must be
6983 * updated before the producer indices can be updated.
6984 */
6985 smp_wmb();
6986
2c49a44d
MC		 6987 tpr->rx_std_prod_idx = std_prod_idx & tp->rx_std_ring_mask;
6988 tpr->rx_jmb_prod_idx = jmb_prod_idx & tp->rx_jmb_ring_mask;
b196c7e4 6989
7ae52890
MC		 6990 if (tnapi != &tp->napi[1]) {
6991 tp->rx_refill = true;
e4af1af9 6992 napi_schedule(&tp->napi[1].napi);
7ae52890 6993 }
1da177e4 6994 }
1da177e4
LT		 6995
6996 return received;
6997}
6998
35f2d7d0 6999static void tg3_poll_link(struct tg3 *tp)
1da177e4 7000{
1da177e4 7001 /* handle link change and other phy events */
63c3a66f 7002 if (!(tg3_flag(tp, USE_LINKCHG_REG) || tg3_flag(tp, POLL_SERDES))) {
35f2d7d0
MC		 7003 struct tg3_hw_status *sblk = tp->napi[0].hw_status;
7004
1da177e4
LT		 7005 if (sblk->status & SD_STATUS_LINK_CHG) {
7006 sblk->status = SD_STATUS_UPDATED |
35f2d7d0 7007 (sblk->status & ~SD_STATUS_LINK_CHG);
f47c11ee 7008 spin_lock(&tp->lock);
63c3a66f 7009 if (tg3_flag(tp, USE_PHYLIB)) {
dd477003
MC		 7010 tw32_f(MAC_STATUS,
7011 (MAC_STATUS_SYNC_CHANGED |
7012 MAC_STATUS_CFG_CHANGED |
7013 MAC_STATUS_MI_COMPLETION |
7014 MAC_STATUS_LNKSTATE_CHANGED));
7015 udelay(40);
7016 } else
953c96e0 7017 tg3_setup_phy(tp, false);
f47c11ee 7018 spin_unlock(&tp->lock);
1da177e4
LT		 7019 }
7020 }
35f2d7d0
MC		 7021}
7022
f89f38b8
MC		 7023static int tg3_rx_prodring_xfer(struct tg3 *tp,
7024 struct tg3_rx_prodring_set *dpr,
7025 struct tg3_rx_prodring_set *spr)
b196c7e4
MC		 7026{
7027 u32 si, di, cpycnt, src_prod_idx;
f89f38b8 7028 int i, err = 0;
b196c7e4
MC		 7029
7030 while (1) {
7031 src_prod_idx = spr->rx_std_prod_idx;
7032
7033 /* Make sure updates to the rx_std_buffers[] entries and the
7034 * standard producer index are seen in the correct order.
7035 */
7036 smp_rmb();
7037
7038 if (spr->rx_std_cons_idx == src_prod_idx)
7039 break;
7040
7041 if (spr->rx_std_cons_idx < src_prod_idx)
7042 cpycnt = src_prod_idx - spr->rx_std_cons_idx;
7043 else
2c49a44d
MC		 7044 cpycnt = tp->rx_std_ring_mask + 1 -
7045 spr->rx_std_cons_idx;
b196c7e4 7046
2c49a44d
MC		 7047 cpycnt = min(cpycnt,
7048 tp->rx_std_ring_mask + 1 - dpr->rx_std_prod_idx);
b196c7e4
MC		 7049
7050 si = spr->rx_std_cons_idx;
7051 di = dpr->rx_std_prod_idx;
7052
e92967bf 7053 for (i = di; i < di + cpycnt; i++) {
9205fd9c 7054 if (dpr->rx_std_buffers[i].data) {
e92967bf 7055 cpycnt = i - di;
f89f38b8 7056 err = -ENOSPC;
e92967bf
MC		 7057 break;
7058 }
7059 }
7060
7061 if (!cpycnt)
7062 break;
7063
7064 /* Ensure that updates to the rx_std_buffers ring and the
7065 * shadowed hardware producer ring from tg3_recycle_skb() are
7066 * ordered correctly WRT the skb check above.
7067 */
7068 smp_rmb();
7069
b196c7e4
MC		 7070 memcpy(&dpr->rx_std_buffers[di],
7071 &spr->rx_std_buffers[si],
7072 cpycnt * sizeof(struct ring_info));
7073
7074 for (i = 0; i < cpycnt; i++, di++, si++) {
7075 struct tg3_rx_buffer_desc *sbd, *dbd;
7076 sbd = &spr->rx_std[si];
7077 dbd = &dpr->rx_std[di];
7078 dbd->addr_hi = sbd->addr_hi;
7079 dbd->addr_lo = sbd->addr_lo;
7080 }
7081
2c49a44d
MC		 7082 spr->rx_std_cons_idx = (spr->rx_std_cons_idx + cpycnt) &
7083 tp->rx_std_ring_mask;
7084 dpr->rx_std_prod_idx = (dpr->rx_std_prod_idx + cpycnt) &
7085 tp->rx_std_ring_mask;
b196c7e4
MC		 7086 }
7087
7088 while (1) {
7089 src_prod_idx = spr->rx_jmb_prod_idx;
7090
7091 /* Make sure updates to the rx_jmb_buffers[] entries and
7092 * the jumbo producer index are seen in the correct order.
7093 */
7094 smp_rmb();
7095
7096 if (spr->rx_jmb_cons_idx == src_prod_idx)
7097 break;
7098
7099 if (spr->rx_jmb_cons_idx < src_prod_idx)
7100 cpycnt = src_prod_idx - spr->rx_jmb_cons_idx;
7101 else
2c49a44d
MC		 7102 cpycnt = tp->rx_jmb_ring_mask + 1 -
7103 spr->rx_jmb_cons_idx;
b196c7e4
MC		 7104
7105 cpycnt = min(cpycnt,
2c49a44d 7106 tp->rx_jmb_ring_mask + 1 - dpr->rx_jmb_prod_idx);
b196c7e4
MC		 7107
7108 si = spr->rx_jmb_cons_idx;
7109 di = dpr->rx_jmb_prod_idx;
7110
e92967bf 7111 for (i = di; i < di + cpycnt; i++) {
9205fd9c 7112 if (dpr->rx_jmb_buffers[i].data) {
e92967bf 7113 cpycnt = i - di;
f89f38b8 7114 err = -ENOSPC;
e92967bf
MC		 7115 break;
7116 }
7117 }
7118
7119 if (!cpycnt)
7120 break;
7121
7122 /* Ensure that updates to the rx_jmb_buffers ring and the
7123 * shadowed hardware producer ring from tg3_recycle_skb() are
7124 * ordered correctly WRT the skb check above.
7125 */
7126 smp_rmb();
7127
b196c7e4
MC		 7128 memcpy(&dpr->rx_jmb_buffers[di],
7129 &spr->rx_jmb_buffers[si],
7130 cpycnt * sizeof(struct ring_info));
7131
7132 for (i = 0; i < cpycnt; i++, di++, si++) {
7133 struct tg3_rx_buffer_desc *sbd, *dbd;
7134 sbd = &spr->rx_jmb[si].std;
7135 dbd = &dpr->rx_jmb[di].std;
7136 dbd->addr_hi = sbd->addr_hi;
7137 dbd->addr_lo = sbd->addr_lo;
7138 }
7139
2c49a44d
MC		 7140 spr->rx_jmb_cons_idx = (spr->rx_jmb_cons_idx + cpycnt) &
7141 tp->rx_jmb_ring_mask;
7142 dpr->rx_jmb_prod_idx = (dpr->rx_jmb_prod_idx + cpycnt) &
7143 tp->rx_jmb_ring_mask;
b196c7e4 7144 }
f89f38b8
MC		 7145
7146 return err;
b196c7e4
MC		 7147}
7148
35f2d7d0
MC		 7149static int tg3_poll_work(struct tg3_napi *tnapi, int work_done, int budget)
7150{
7151 struct tg3 *tp = tnapi->tp;
1da177e4
LT		 7152
7153 /* run TX completion thread */
f3f3f27e 7154 if (tnapi->hw_status->idx[0].tx_consumer != tnapi->tx_cons) {
17375d25 7155 tg3_tx(tnapi);
63c3a66f 7156 if (unlikely(tg3_flag(tp, TX_RECOVERY_PENDING)))
4fd7ab59 7157 return work_done;
1da177e4
LT		 7158 }
7159
f891ea16
MC		 7160 if (!tnapi->rx_rcb_prod_idx)
7161 return work_done;
7162
1da177e4
LT		 7163 /* run RX thread, within the bounds set by NAPI.
7164 * All RX "locking" is done by ensuring outside
bea3348e 7165 * code synchronizes with tg3->napi.poll()
1da177e4 7166 */
8d9d7cfc 7167 if (*(tnapi->rx_rcb_prod_idx) != tnapi->rx_rcb_ptr)
17375d25 7168 work_done += tg3_rx(tnapi, budget - work_done);
1da177e4 7169
63c3a66f 7170 if (tg3_flag(tp, ENABLE_RSS) && tnapi == &tp->napi[1]) {
8fea32b9 7171 struct tg3_rx_prodring_set *dpr = &tp->napi[0].prodring;
f89f38b8 7172 int i, err = 0;
e4af1af9
MC		 7173 u32 std_prod_idx = dpr->rx_std_prod_idx;
7174 u32 jmb_prod_idx = dpr->rx_jmb_prod_idx;
b196c7e4 7175
7ae52890 7176 tp->rx_refill = false;
9102426a 7177 for (i = 1; i <= tp->rxq_cnt; i++)
f89f38b8 7178 err |= tg3_rx_prodring_xfer(tp, dpr,
8fea32b9 7179 &tp->napi[i].prodring);
b196c7e4
MC		 7180
7181 wmb();
7182
e4af1af9
MC		 7183 if (std_prod_idx != dpr->rx_std_prod_idx)
7184 tw32_rx_mbox(TG3_RX_STD_PROD_IDX_REG,
7185 dpr->rx_std_prod_idx);
b196c7e4 7186
e4af1af9
MC		 7187 if (jmb_prod_idx != dpr->rx_jmb_prod_idx)
7188 tw32_rx_mbox(TG3_RX_JMB_PROD_IDX_REG,
7189 dpr->rx_jmb_prod_idx);
b196c7e4
MC		 7190
7191 mmiowb();
f89f38b8
MC		 7192
7193 if (err)
7194 tw32_f(HOSTCC_MODE, tp->coal_now);
b196c7e4
MC		 7195 }
7196
6f535763
DM		 7197 return work_done;
7198}
7199
db219973
MC		 7200static inline void tg3_reset_task_schedule(struct tg3 *tp)
7201{
7202 if (!test_and_set_bit(TG3_FLAG_RESET_TASK_PENDING, tp->tg3_flags))
7203 schedule_work(&tp->reset_task);
7204}
7205
7206static inline void tg3_reset_task_cancel(struct tg3 *tp)
7207{
7208 cancel_work_sync(&tp->reset_task);
7209 tg3_flag_clear(tp, RESET_TASK_PENDING);
c7101359 7210 tg3_flag_clear(tp, TX_RECOVERY_PENDING);
db219973
MC		 7211}
7212
35f2d7d0
MC		 7213static int tg3_poll_msix(struct napi_struct *napi, int budget)
7214{
7215 struct tg3_napi *tnapi = container_of(napi, struct tg3_napi, napi);
7216 struct tg3 *tp = tnapi->tp;
7217 int work_done = 0;
7218 struct tg3_hw_status *sblk = tnapi->hw_status;
7219
7220 while (1) {
7221 work_done = tg3_poll_work(tnapi, work_done, budget);
7222
63c3a66f 7223 if (unlikely(tg3_flag(tp, TX_RECOVERY_PENDING)))
35f2d7d0
MC		 7224 goto tx_recovery;
7225
7226 if (unlikely(work_done >= budget))
7227 break;
7228
c6cdf436 7229 /* tp->last_tag is used in tg3_int_reenable() below
35f2d7d0
MC		 7230 * to tell the hw how much work has been processed,
7231 * so we must read it before checking for more work.
7232 */
7233 tnapi->last_tag = sblk->status_tag;
7234 tnapi->last_irq_tag = tnapi->last_tag;
7235 rmb();
7236
7237 /* check for RX/TX work to do */
6d40db7b
MC		 7238 if (likely(sblk->idx[0].tx_consumer == tnapi->tx_cons &&
7239 *(tnapi->rx_rcb_prod_idx) == tnapi->rx_rcb_ptr)) {
7ae52890
MC		 7240
7241 /* This test here is not race free, but will reduce
7242 * the number of interrupts by looping again.
7243 */
7244 if (tnapi == &tp->napi[1] && tp->rx_refill)
7245 continue;
7246
24d2e4a5 7247 napi_complete_done(napi, work_done);
35f2d7d0
MC		 7248 /* Reenable interrupts. */
7249 tw32_mailbox(tnapi->int_mbox, tnapi->last_tag << 24);
7ae52890
MC		 7250
7251 /* This test here is synchronized by napi_schedule()
7252 * and napi_complete() to close the race condition.
7253 */
7254 if (unlikely(tnapi == &tp->napi[1] && tp->rx_refill)) {
7255 tw32(HOSTCC_MODE, tp->coalesce_mode |
7256 HOSTCC_MODE_ENABLE |
7257 tnapi->coal_now);
7258 }
35f2d7d0
MC		 7259 mmiowb();
7260 break;
7261 }
7262 }
7263
7264 return work_done;
7265
7266tx_recovery:
7267 /* work_done is guaranteed to be less than budget. */
7268 napi_complete(napi);
db219973 7269 tg3_reset_task_schedule(tp);
35f2d7d0
MC		 7270 return work_done;
7271}
7272
e64de4e6
MC		 7273static void tg3_process_error(struct tg3 *tp)
7274{
7275 u32 val;
7276 bool real_error = false;
7277
63c3a66f 7278 if (tg3_flag(tp, ERROR_PROCESSED))
e64de4e6
MC		 7279 return;
7280
7281 /* Check Flow Attention register */
7282 val = tr32(HOSTCC_FLOW_ATTN);
7283 if (val & ~HOSTCC_FLOW_ATTN_MBUF_LWM) {
7284 netdev_err(tp->dev, "FLOW Attention error. Resetting chip.\n");
7285 real_error = true;
7286 }
7287
7288 if (tr32(MSGINT_STATUS) & ~MSGINT_STATUS_MSI_REQ) {
7289 netdev_err(tp->dev, "MSI Status error. Resetting chip.\n");
7290 real_error = true;
7291 }
7292
7293 if (tr32(RDMAC_STATUS) || tr32(WDMAC_STATUS)) {
7294 netdev_err(tp->dev, "DMA Status error. Resetting chip.\n");
7295 real_error = true;
7296 }
7297
7298 if (!real_error)
7299 return;
7300
7301 tg3_dump_state(tp);
7302
63c3a66f 7303 tg3_flag_set(tp, ERROR_PROCESSED);
db219973 7304 tg3_reset_task_schedule(tp);
e64de4e6
MC		 7305}
7306
6f535763
DM		 7307static int tg3_poll(struct napi_struct *napi, int budget)
7308{
8ef0442f
MC		 7309 struct tg3_napi *tnapi = container_of(napi, struct tg3_napi, napi);
7310 struct tg3 *tp = tnapi->tp;
6f535763 7311 int work_done = 0;
898a56f8 7312 struct tg3_hw_status *sblk = tnapi->hw_status;
6f535763
DM		 7313
7314 while (1) {
e64de4e6
MC		 7315 if (sblk->status & SD_STATUS_ERROR)
7316 tg3_process_error(tp);
7317
35f2d7d0
MC		 7318 tg3_poll_link(tp);
7319
17375d25 7320 work_done = tg3_poll_work(tnapi, work_done, budget);
6f535763 7321
63c3a66f 7322 if (unlikely(tg3_flag(tp, TX_RECOVERY_PENDING)))
6f535763
DM		 7323 goto tx_recovery;
7324
7325 if (unlikely(work_done >= budget))
7326 break;
7327
63c3a66f 7328 if (tg3_flag(tp, TAGGED_STATUS)) {
17375d25 7329 /* tp->last_tag is used in tg3_int_reenable() below
4fd7ab59
MC		 7330 * to tell the hw how much work has been processed,
7331 * so we must read it before checking for more work.
7332 */
898a56f8
MC		 7333 tnapi->last_tag = sblk->status_tag;
7334 tnapi->last_irq_tag = tnapi->last_tag;
4fd7ab59
MC		 7335 rmb();
7336 } else
7337 sblk->status &= ~SD_STATUS_UPDATED;
6f535763 7338
17375d25 7339 if (likely(!tg3_has_work(tnapi))) {
24d2e4a5 7340 napi_complete_done(napi, work_done);
17375d25 7341 tg3_int_reenable(tnapi);
6f535763
DM		 7342 break;
7343 }
1da177e4
LT		 7344 }
7345
bea3348e 7346 return work_done;
6f535763
DM		 7347
7348tx_recovery:
4fd7ab59 7349 /* work_done is guaranteed to be less than budget. */
288379f0 7350 napi_complete(napi);
db219973 7351 tg3_reset_task_schedule(tp);
4fd7ab59 7352 return work_done;
1da177e4
LT		 7353}
7354
66cfd1bd
MC		 7355static void tg3_napi_disable(struct tg3 *tp)
7356{
7357 int i;
7358
7359 for (i = tp->irq_cnt - 1; i >= 0; i--)
7360 napi_disable(&tp->napi[i].napi);
7361}
7362
7363static void tg3_napi_enable(struct tg3 *tp)
7364{
7365 int i;
7366
7367 for (i = 0; i < tp->irq_cnt; i++)
7368 napi_enable(&tp->napi[i].napi);
7369}
7370
7371static void tg3_napi_init(struct tg3 *tp)
7372{
7373 int i;
7374
7375 netif_napi_add(tp->dev, &tp->napi[0].napi, tg3_poll, 64);
7376 for (i = 1; i < tp->irq_cnt; i++)
7377 netif_napi_add(tp->dev, &tp->napi[i].napi, tg3_poll_msix, 64);
7378}
7379
7380static void tg3_napi_fini(struct tg3 *tp)
7381{
7382 int i;
7383
7384 for (i = 0; i < tp->irq_cnt; i++)
7385 netif_napi_del(&tp->napi[i].napi);
7386}
7387
7388static inline void tg3_netif_stop(struct tg3 *tp)
7389{
7390 tp->dev->trans_start = jiffies; /* prevent tx timeout */
7391 tg3_napi_disable(tp);
f4a46d1f 7392 netif_carrier_off(tp->dev);
66cfd1bd
MC		 7393 netif_tx_disable(tp->dev);
7394}
7395
35763066 7396/* tp->lock must be held */
66cfd1bd
MC		 7397static inline void tg3_netif_start(struct tg3 *tp)
7398{
be947307
MC		 7399 tg3_ptp_resume(tp);
7400
66cfd1bd
MC		 7401 /* NOTE: unconditional netif_tx_wake_all_queues is only
7402 * appropriate so long as all callers are assured to
7403 * have free tx slots (such as after tg3_init_hw)
7404 */
7405 netif_tx_wake_all_queues(tp->dev);
7406
f4a46d1f
NNS		 7407 if (tp->link_up)
7408 netif_carrier_on(tp->dev);
7409
66cfd1bd
MC		 7410 tg3_napi_enable(tp);
7411 tp->napi[0].hw_status->status |= SD_STATUS_UPDATED;
7412 tg3_enable_ints(tp);
7413}
7414
f47c11ee 7415static void tg3_irq_quiesce(struct tg3 *tp)
932f19de
PS		 7416 __releases(tp->lock)
7417 __acquires(tp->lock)
f47c11ee 7418{
4f125f42
MC		 7419 int i;
7420
f47c11ee
DM		 7421 BUG_ON(tp->irq_sync);
7422
7423 tp->irq_sync = 1;
7424 smp_mb();
7425
932f19de
PS		 7426 spin_unlock_bh(&tp->lock);
7427
4f125f42
MC		 7428 for (i = 0; i < tp->irq_cnt; i++)
7429 synchronize_irq(tp->napi[i].irq_vec);
932f19de
PS		 7430
7431 spin_lock_bh(&tp->lock);
f47c11ee
DM		 7432}
7433
f47c11ee
DM		 7434/* Fully shutdown all tg3 driver activity elsewhere in the system.
7435 * If irq_sync is non-zero, then the IRQ handler must be synchronized
7436 * with as well. Most of the time, this is not necessary except when
7437 * shutting down the device.
7438 */
7439static inline void tg3_full_lock(struct tg3 *tp, int irq_sync)
7440{
46966545 7441 spin_lock_bh(&tp->lock);
f47c11ee
DM		 7442 if (irq_sync)
7443 tg3_irq_quiesce(tp);
f47c11ee
DM		 7444}
7445
7446static inline void tg3_full_unlock(struct tg3 *tp)
7447{
f47c11ee
DM		 7448 spin_unlock_bh(&tp->lock);
7449}
7450
fcfa0a32
MC		 7451/* One-shot MSI handler - Chip automatically disables interrupt
7452 * after sending MSI so driver doesn't have to do it.
7453 */
7d12e780 7454static irqreturn_t tg3_msi_1shot(int irq, void *dev_id)
fcfa0a32 7455{
09943a18
MC		 7456 struct tg3_napi *tnapi = dev_id;
7457 struct tg3 *tp = tnapi->tp;
fcfa0a32 7458
898a56f8 7459 prefetch(tnapi->hw_status);
0c1d0e2b
MC		 7460 if (tnapi->rx_rcb)
7461 prefetch(&tnapi->rx_rcb[tnapi->rx_rcb_ptr]);
fcfa0a32
MC		 7462
7463 if (likely(!tg3_irq_sync(tp)))
09943a18 7464 napi_schedule(&tnapi->napi);
fcfa0a32
MC		 7465
7466 return IRQ_HANDLED;
7467}
7468
88b06bc2
MC		 7469/* MSI ISR - No need to check for interrupt sharing and no need to
7470 * flush status block and interrupt mailbox. PCI ordering rules
7471 * guarantee that MSI will arrive after the status block.
7472 */
7d12e780 7473static irqreturn_t tg3_msi(int irq, void *dev_id)
88b06bc2 7474{
09943a18
MC		 7475 struct tg3_napi *tnapi = dev_id;
7476 struct tg3 *tp = tnapi->tp;
88b06bc2 7477
898a56f8 7478 prefetch(tnapi->hw_status);
0c1d0e2b
MC		 7479 if (tnapi->rx_rcb)
7480 prefetch(&tnapi->rx_rcb[tnapi->rx_rcb_ptr]);
88b06bc2 7481 /*
fac9b83e 7482 * Writing any value to intr-mbox-0 clears PCI INTA# and
88b06bc2 7483 * chip-internal interrupt pending events.
fac9b83e 7484 * Writing non-zero to intr-mbox-0 additional tells the
88b06bc2
MC		 7485 * NIC to stop sending us irqs, engaging "in-intr-handler"
7486 * event coalescing.
7487 */
5b39de91 7488 tw32_mailbox(tnapi->int_mbox, 0x00000001);
61487480 7489 if (likely(!tg3_irq_sync(tp)))
09943a18 7490 napi_schedule(&tnapi->napi);
61487480 7491
88b06bc2
MC		 7492 return IRQ_RETVAL(1);
7493}
7494
7d12e780 7495static irqreturn_t tg3_interrupt(int irq, void *dev_id)
1da177e4 7496{
09943a18
MC		 7497 struct tg3_napi *tnapi = dev_id;
7498 struct tg3 *tp = tnapi->tp;
898a56f8 7499 struct tg3_hw_status *sblk = tnapi->hw_status;
1da177e4
LT		 7500 unsigned int handled = 1;
7501
1da177e4
LT		 7502 /* In INTx mode, it is possible for the interrupt to arrive at
7503 * the CPU before the status block posted prior to the interrupt.
7504 * Reading the PCI State register will confirm whether the
7505 * interrupt is ours and will flush the status block.
7506 */
d18edcb2 7507 if (unlikely(!(sblk->status & SD_STATUS_UPDATED))) {
63c3a66f 7508 if (tg3_flag(tp, CHIP_RESETTING) ||
d18edcb2
MC		 7509 (tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
7510 handled = 0;
f47c11ee 7511 goto out;
fac9b83e 7512 }
d18edcb2
MC		 7513 }
7514
7515 /*
7516 * Writing any value to intr-mbox-0 clears PCI INTA# and
7517 * chip-internal interrupt pending events.
7518 * Writing non-zero to intr-mbox-0 additional tells the
7519 * NIC to stop sending us irqs, engaging "in-intr-handler"
7520 * event coalescing.
c04cb347
MC		 7521 *
7522 * Flush the mailbox to de-assert the IRQ immediately to prevent
7523 * spurious interrupts. The flush impacts performance but
7524 * excessive spurious interrupts can be worse in some cases.
d18edcb2 7525 */
c04cb347 7526 tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
d18edcb2
MC		 7527 if (tg3_irq_sync(tp))
7528 goto out;
7529 sblk->status &= ~SD_STATUS_UPDATED;
17375d25 7530 if (likely(tg3_has_work(tnapi))) {
72334482 7531 prefetch(&tnapi->rx_rcb[tnapi->rx_rcb_ptr]);
09943a18 7532 napi_schedule(&tnapi->napi);
d18edcb2
MC		 7533 } else {
7534 /* No work, shared interrupt perhaps? re-enable
7535 * interrupts, and flush that PCI write
7536 */
7537 tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW,
7538 0x00000000);
fac9b83e 7539 }
f47c11ee 7540out:
fac9b83e
DM		 7541 return IRQ_RETVAL(handled);
7542}
7543
7d12e780 7544static irqreturn_t tg3_interrupt_tagged(int irq, void *dev_id)
fac9b83e 7545{
09943a18
MC		 7546 struct tg3_napi *tnapi = dev_id;
7547 struct tg3 *tp = tnapi->tp;
898a56f8 7548 struct tg3_hw_status *sblk = tnapi->hw_status;
fac9b83e
DM		 7549 unsigned int handled = 1;
7550
fac9b83e
DM		 7551 /* In INTx mode, it is possible for the interrupt to arrive at
7552 * the CPU before the status block posted prior to the interrupt.
7553 * Reading the PCI State register will confirm whether the
7554 * interrupt is ours and will flush the status block.
7555 */
898a56f8 7556 if (unlikely(sblk->status_tag == tnapi->last_irq_tag)) {
63c3a66f 7557 if (tg3_flag(tp, CHIP_RESETTING) ||
d18edcb2
MC		 7558 (tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
7559 handled = 0;
f47c11ee 7560 goto out;
1da177e4 7561 }
d18edcb2
MC		 7562 }
7563
7564 /*
7565 * writing any value to intr-mbox-0 clears PCI INTA# and
7566 * chip-internal interrupt pending events.
7567 * writing non-zero to intr-mbox-0 additional tells the
7568 * NIC to stop sending us irqs, engaging "in-intr-handler"
7569 * event coalescing.
c04cb347
MC		 7570 *
7571 * Flush the mailbox to de-assert the IRQ immediately to prevent
7572 * spurious interrupts. The flush impacts performance but
7573 * excessive spurious interrupts can be worse in some cases.
d18edcb2 7574 */
c04cb347 7575 tw32_mailbox_f(MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW, 0x00000001);
624f8e50
MC		 7576
7577 /*
7578 * In a shared interrupt configuration, sometimes other devices'
7579 * interrupts will scream. We record the current status tag here
7580 * so that the above check can report that the screaming interrupts
7581 * are unhandled. Eventually they will be silenced.
7582 */
898a56f8 7583 tnapi->last_irq_tag = sblk->status_tag;
624f8e50 7584
d18edcb2
MC		 7585 if (tg3_irq_sync(tp))
7586 goto out;
624f8e50 7587
72334482 7588 prefetch(&tnapi->rx_rcb[tnapi->rx_rcb_ptr]);
624f8e50 7589
09943a18 7590 napi_schedule(&tnapi->napi);
624f8e50 7591
f47c11ee 7592out:
1da177e4
LT		 7593 return IRQ_RETVAL(handled);
7594}
7595
7938109f 7596/* ISR for interrupt test */
7d12e780 7597static irqreturn_t tg3_test_isr(int irq, void *dev_id)
7938109f 7598{
09943a18
MC		 7599 struct tg3_napi *tnapi = dev_id;
7600 struct tg3 *tp = tnapi->tp;
898a56f8 7601 struct tg3_hw_status *sblk = tnapi->hw_status;
7938109f 7602
f9804ddb
MC		 7603 if ((sblk->status & SD_STATUS_UPDATED) ||
7604 !(tr32(TG3PCI_PCISTATE) & PCISTATE_INT_NOT_ACTIVE)) {
b16250e3 7605 tg3_disable_ints(tp);
7938109f
MC		 7606 return IRQ_RETVAL(1);
7607 }
7608 return IRQ_RETVAL(0);
7609}
7610
1da177e4
LT		 7611#ifdef CONFIG_NET_POLL_CONTROLLER
7612static void tg3_poll_controller(struct net_device *dev)
7613{
4f125f42 7614 int i;
88b06bc2
MC		 7615 struct tg3 *tp = netdev_priv(dev);
7616
9c13cb8b
NNS		 7617 if (tg3_irq_sync(tp))
7618 return;
7619
4f125f42 7620 for (i = 0; i < tp->irq_cnt; i++)
fe234f0e 7621 tg3_interrupt(tp->napi[i].irq_vec, &tp->napi[i]);
1da177e4
LT		 7622}
7623#endif
7624
1da177e4
LT		 7625static void tg3_tx_timeout(struct net_device *dev)
7626{
7627 struct tg3 *tp = netdev_priv(dev);
7628
b0408751 7629 if (netif_msg_tx_err(tp)) {
05dbe005 7630 netdev_err(dev, "transmit timed out, resetting\n");
97bd8e49 7631 tg3_dump_state(tp);
b0408751 7632 }
1da177e4 7633
db219973 7634 tg3_reset_task_schedule(tp);
1da177e4
LT		 7635}
7636
c58ec932
MC		 7637/* Test for DMA buffers crossing any 4GB boundaries: 4G, 8G, etc */
7638static inline int tg3_4g_overflow_test(dma_addr_t mapping, int len)
7639{
7640 u32 base = (u32) mapping & 0xffffffff;
7641
37567910 7642 return base + len + 8 < base;
c58ec932
MC		 7643}
7644
0f0d1510
MC		 7645/* Test for TSO DMA buffers that cross into regions which are within MSS bytes
7646 * of any 4GB boundaries: 4G, 8G, etc
7647 */
7648static inline int tg3_4g_tso_overflow_test(struct tg3 *tp, dma_addr_t mapping,
7649 u32 len, u32 mss)
7650{
7651 if (tg3_asic_rev(tp) == ASIC_REV_5762 && mss) {
7652 u32 base = (u32) mapping & 0xffffffff;
7653
7654 return ((base + len + (mss & 0x3fff)) < base);
7655 }
7656 return 0;
7657}
7658
72f2afb8
MC		 7659/* Test for DMA addresses > 40-bit */
7660static inline int tg3_40bit_overflow_test(struct tg3 *tp, dma_addr_t mapping,
7661 int len)
7662{
7663#if defined(CONFIG_HIGHMEM) && (BITS_PER_LONG == 64)
63c3a66f 7664 if (tg3_flag(tp, 40BIT_DMA_BUG))
807540ba 7665 return ((u64) mapping + len) > DMA_BIT_MASK(40);
72f2afb8
MC		 7666 return 0;
7667#else
7668 return 0;
7669#endif
7670}
7671
d1a3b737 7672static inline void tg3_tx_set_bd(struct tg3_tx_buffer_desc *txbd,
92cd3a17
MC		 7673 dma_addr_t mapping, u32 len, u32 flags,
7674 u32 mss, u32 vlan)
2ffcc981 7675{
92cd3a17
MC		 7676 txbd->addr_hi = ((u64) mapping >> 32);
7677 txbd->addr_lo = ((u64) mapping & 0xffffffff);
7678 txbd->len_flags = (len << TXD_LEN_SHIFT) | (flags & 0x0000ffff);
7679 txbd->vlan_tag = (mss << TXD_MSS_SHIFT) | (vlan << TXD_VLAN_TAG_SHIFT);
2ffcc981 7680}
1da177e4 7681
84b67b27 7682static bool tg3_tx_frag_set(struct tg3_napi *tnapi, u32 *entry, u32 *budget,
d1a3b737
MC		 7683 dma_addr_t map, u32 len, u32 flags,
7684 u32 mss, u32 vlan)
7685{
7686 struct tg3 *tp = tnapi->tp;
7687 bool hwbug = false;
7688
7689 if (tg3_flag(tp, SHORT_DMA_BUG) && len <= 8)
3db1cd5c 7690 hwbug = true;
d1a3b737
MC		 7691
7692 if (tg3_4g_overflow_test(map, len))
3db1cd5c 7693 hwbug = true;
d1a3b737 7694
0f0d1510
MC		 7695 if (tg3_4g_tso_overflow_test(tp, map, len, mss))
7696 hwbug = true;
7697
d1a3b737 7698 if (tg3_40bit_overflow_test(tp, map, len))
3db1cd5c 7699 hwbug = true;
d1a3b737 7700
a4cb428d 7701 if (tp->dma_limit) {
b9e45482 7702 u32 prvidx = *entry;
e31aa987 7703 u32 tmp_flag = flags & ~TXD_FLAG_END;
a4cb428d
MC		 7704 while (len > tp->dma_limit && *budget) {
7705 u32 frag_len = tp->dma_limit;
7706 len -= tp->dma_limit;
e31aa987 7707
b9e45482
MC		 7708 /* Avoid the 8byte DMA problem */
7709 if (len <= 8) {
a4cb428d
MC		 7710 len += tp->dma_limit / 2;
7711 frag_len = tp->dma_limit / 2;
e31aa987
MC		 7712 }
7713
b9e45482
MC		 7714 tnapi->tx_buffers[*entry].fragmented = true;
7715
7716 tg3_tx_set_bd(&tnapi->tx_ring[*entry], map,
7717 frag_len, tmp_flag, mss, vlan);
7718 *budget -= 1;
7719 prvidx = *entry;
7720 *entry = NEXT_TX(*entry);
7721
e31aa987
MC		 7722 map += frag_len;
7723 }
7724
7725 if (len) {
7726 if (*budget) {
7727 tg3_tx_set_bd(&tnapi->tx_ring[*entry], map,
7728 len, flags, mss, vlan);
b9e45482 7729 *budget -= 1;
e31aa987
MC		 7730 *entry = NEXT_TX(*entry);
7731 } else {
3db1cd5c 7732 hwbug = true;
b9e45482 7733 tnapi->tx_buffers[prvidx].fragmented = false;
e31aa987
MC		 7734 }
7735 }
7736 } else {
84b67b27
MC		 7737 tg3_tx_set_bd(&tnapi->tx_ring[*entry], map,
7738 len, flags, mss, vlan);
e31aa987
MC		 7739 *entry = NEXT_TX(*entry);
7740 }
d1a3b737
MC		 7741
7742 return hwbug;
7743}
7744
0d681b27 7745static void tg3_tx_skb_unmap(struct tg3_napi *tnapi, u32 entry, int last)
432aa7ed
MC		 7746{
7747 int i;
0d681b27 7748 struct sk_buff *skb;
df8944cf 7749 struct tg3_tx_ring_info *txb = &tnapi->tx_buffers[entry];
432aa7ed 7750
0d681b27
MC		 7751 skb = txb->skb;
7752 txb->skb = NULL;
7753
432aa7ed
MC		 7754 pci_unmap_single(tnapi->tp->pdev,
7755 dma_unmap_addr(txb, mapping),
7756 skb_headlen(skb),
7757 PCI_DMA_TODEVICE);
e01ee14d
MC		 7758
7759 while (txb->fragmented) {
7760 txb->fragmented = false;
7761 entry = NEXT_TX(entry);
7762 txb = &tnapi->tx_buffers[entry];
7763 }
7764
ba1142e4 7765 for (i = 0; i <= last; i++) {
9e903e08 7766 const skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
432aa7ed
MC		 7767
7768 entry = NEXT_TX(entry);
7769 txb = &tnapi->tx_buffers[entry];
7770
7771 pci_unmap_page(tnapi->tp->pdev,
7772 dma_unmap_addr(txb, mapping),
9e903e08 7773 skb_frag_size(frag), PCI_DMA_TODEVICE);
e01ee14d
MC		 7774
7775 while (txb->fragmented) {
7776 txb->fragmented = false;
7777 entry = NEXT_TX(entry);
7778 txb = &tnapi->tx_buffers[entry];
7779 }
432aa7ed
MC		 7780 }
7781}
7782
72f2afb8 7783/* Workaround 4GB and 40-bit hardware DMA bugs. */
24f4efd4 7784static int tigon3_dma_hwbug_workaround(struct tg3_napi *tnapi,
f7ff1987 7785 struct sk_buff **pskb,
84b67b27 7786 u32 *entry, u32 *budget,
92cd3a17 7787 u32 base_flags, u32 mss, u32 vlan)
1da177e4 7788{
24f4efd4 7789 struct tg3 *tp = tnapi->tp;
f7ff1987 7790 struct sk_buff *new_skb, *skb = *pskb;
c58ec932 7791 dma_addr_t new_addr = 0;
432aa7ed 7792 int ret = 0;
1da177e4 7793
4153577a 7794 if (tg3_asic_rev(tp) != ASIC_REV_5701)
41588ba1
MC		 7795 new_skb = skb_copy(skb, GFP_ATOMIC);
7796 else {
7797 int more_headroom = 4 - ((unsigned long)skb->data & 3);
7798
7799 new_skb = skb_copy_expand(skb,
7800 skb_headroom(skb) + more_headroom,
7801 skb_tailroom(skb), GFP_ATOMIC);
7802 }
7803
1da177e4 7804 if (!new_skb) {
c58ec932
MC		 7805 ret = -1;
7806 } else {
7807 /* New SKB is guaranteed to be linear. */
f4188d8a
AD		 7808 new_addr = pci_map_single(tp->pdev, new_skb->data, new_skb->len,
7809 PCI_DMA_TODEVICE);
7810 /* Make sure the mapping succeeded */
7811 if (pci_dma_mapping_error(tp->pdev, new_addr)) {
497a27b9 7812 dev_kfree_skb_any(new_skb);
c58ec932 7813 ret = -1;
c58ec932 7814 } else {
b9e45482
MC		 7815 u32 save_entry = *entry;
7816
92cd3a17
MC		 7817 base_flags |= TXD_FLAG_END;
7818
84b67b27
MC		 7819 tnapi->tx_buffers[*entry].skb = new_skb;
7820 dma_unmap_addr_set(&tnapi->tx_buffers[*entry],
432aa7ed
MC		 7821 mapping, new_addr);
7822
84b67b27 7823 if (tg3_tx_frag_set(tnapi, entry, budget, new_addr,
d1a3b737
MC		 7824 new_skb->len, base_flags,
7825 mss, vlan)) {
ba1142e4 7826 tg3_tx_skb_unmap(tnapi, save_entry, -1);
497a27b9 7827 dev_kfree_skb_any(new_skb);
d1a3b737
MC		 7828 ret = -1;
7829 }
f4188d8a 7830 }
1da177e4
LT		 7831 }
7832
497a27b9 7833 dev_kfree_skb_any(skb);
f7ff1987 7834 *pskb = new_skb;
c58ec932 7835 return ret;
1da177e4
LT		 7836}
7837
2ffcc981 7838static netdev_tx_t tg3_start_xmit(struct sk_buff *, struct net_device *);
52c0fd83 7839
4d8fdc95
PS		 7840/* Use GSO to workaround all TSO packets that meet HW bug conditions
7841 * indicated in tg3_tx_frag_set()
52c0fd83 7842 */
4d8fdc95
PS		 7843static int tg3_tso_bug(struct tg3 *tp, struct tg3_napi *tnapi,
7844 struct netdev_queue *txq, struct sk_buff *skb)
52c0fd83
MC		 7845{
7846 struct sk_buff *segs, *nskb;
f3f3f27e 7847 u32 frag_cnt_est = skb_shinfo(skb)->gso_segs * 3;
52c0fd83
MC		 7848
7849 /* Estimate the number of fragments in the worst case */
4d8fdc95
PS		 7850 if (unlikely(tg3_tx_avail(tnapi) <= frag_cnt_est)) {
7851 netif_tx_stop_queue(txq);
f65aac16
MC		 7852
7853 /* netif_tx_stop_queue() must be done before checking
7854 * checking tx index in tg3_tx_avail() below, because in
7855 * tg3_tx(), we update tx index before checking for
7856 * netif_tx_queue_stopped().
7857 */
7858 smp_mb();
4d8fdc95 7859 if (tg3_tx_avail(tnapi) <= frag_cnt_est)
7f62ad5d
MC		 7860 return NETDEV_TX_BUSY;
7861
4d8fdc95 7862 netif_tx_wake_queue(txq);
52c0fd83
MC		 7863 }
7864
4d8fdc95
PS		 7865 segs = skb_gso_segment(skb, tp->dev->features &
7866 ~(NETIF_F_TSO | NETIF_F_TSO6));
40c1deaf 7867 if (IS_ERR(segs) || !segs)
52c0fd83
MC		 7868 goto tg3_tso_bug_end;
7869
7870 do {
7871 nskb = segs;
7872 segs = segs->next;
7873 nskb->next = NULL;
2ffcc981 7874 tg3_start_xmit(nskb, tp->dev);
52c0fd83
MC		 7875 } while (segs);
7876
7877tg3_tso_bug_end:
497a27b9 7878 dev_kfree_skb_any(skb);
52c0fd83
MC		 7879
7880 return NETDEV_TX_OK;
7881}
52c0fd83 7882
d71c0dc4 7883/* hard_start_xmit for all devices */
2ffcc981 7884static netdev_tx_t tg3_start_xmit(struct sk_buff *skb, struct net_device *dev)
1da177e4
LT		 7885{
7886 struct tg3 *tp = netdev_priv(dev);
92cd3a17 7887 u32 len, entry, base_flags, mss, vlan = 0;
84b67b27 7888 u32 budget;
432aa7ed 7889 int i = -1, would_hit_hwbug;
90079ce8 7890 dma_addr_t mapping;
24f4efd4
MC		 7891 struct tg3_napi *tnapi;
7892 struct netdev_queue *txq;
432aa7ed 7893 unsigned int last;
d3f6f3a1
MC		 7894 struct iphdr *iph = NULL;
7895 struct tcphdr *tcph = NULL;
7896 __sum16 tcp_csum = 0, ip_csum = 0;
7897 __be16 ip_tot_len = 0;
f4188d8a 7898
24f4efd4
MC		 7899 txq = netdev_get_tx_queue(dev, skb_get_queue_mapping(skb));
7900 tnapi = &tp->napi[skb_get_queue_mapping(skb)];
63c3a66f 7901 if (tg3_flag(tp, ENABLE_TSS))
24f4efd4 7902 tnapi++;
1da177e4 7903
84b67b27
MC		 7904 budget = tg3_tx_avail(tnapi);
7905
00b70504 7906 /* We are running in BH disabled context with netif_tx_lock
bea3348e 7907 * and TX reclaim runs via tp->napi.poll inside of a software
f47c11ee
DM		 7908 * interrupt. Furthermore, IRQ processing runs lockless so we have
7909 * no IRQ context deadlocks to worry about either. Rejoice!
1da177e4 7910 */
84b67b27 7911 if (unlikely(budget <= (skb_shinfo(skb)->nr_frags + 1))) {
24f4efd4
MC		 7912 if (!netif_tx_queue_stopped(txq)) {
7913 netif_tx_stop_queue(txq);
1f064a87
SH		 7914
7915 /* This is a hard error, log it. */
5129c3a3
MC		 7916 netdev_err(dev,
7917 "BUG! Tx Ring full when queue awake!\n");
1f064a87 7918 }
1da177e4
LT		 7919 return NETDEV_TX_BUSY;
7920 }
7921
f3f3f27e 7922 entry = tnapi->tx_prod;
1da177e4 7923 base_flags = 0;
24f4efd4 7924
be98da6a
MC		 7925 mss = skb_shinfo(skb)->gso_size;
7926 if (mss) {
34195c3d 7927 u32 tcp_opt_len, hdr_len;
1da177e4 7928
105dcb59 7929 if (skb_cow_head(skb, 0))
48855432 7930 goto drop;
1da177e4 7931
34195c3d 7932 iph = ip_hdr(skb);
ab6a5bb6 7933 tcp_opt_len = tcp_optlen(skb);
1da177e4 7934
a5a11955 7935 hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb) - ETH_HLEN;
34195c3d 7936
476c1885
VY		 7937 /* HW/FW can not correctly segment packets that have been
7938 * vlan encapsulated.
7939 */
7940 if (skb->protocol == htons(ETH_P_8021Q) ||
7941 skb->protocol == htons(ETH_P_8021AD))
7942 return tg3_tso_bug(tp, tnapi, txq, skb);
7943
a5a11955 7944 if (!skb_is_gso_v6(skb)) {
d71c0dc4
MC		 7945 if (unlikely((ETH_HLEN + hdr_len) > 80) &&
7946 tg3_flag(tp, TSO_BUG))
4d8fdc95 7947 return tg3_tso_bug(tp, tnapi, txq, skb);
d71c0dc4 7948
d3f6f3a1
MC		 7949 ip_csum = iph->check;
7950 ip_tot_len = iph->tot_len;
34195c3d
MC		 7951 iph->check = 0;
7952 iph->tot_len = htons(mss + hdr_len);
7953 }
7954
1da177e4
LT		 7955 base_flags |= (TXD_FLAG_CPU_PRE_DMA |
7956 TXD_FLAG_CPU_POST_DMA);
7957
d3f6f3a1
MC		 7958 tcph = tcp_hdr(skb);
7959 tcp_csum = tcph->check;
7960
63c3a66f
JP		 7961 if (tg3_flag(tp, HW_TSO_1) ||
7962 tg3_flag(tp, HW_TSO_2) ||
7963 tg3_flag(tp, HW_TSO_3)) {
d3f6f3a1 7964 tcph->check = 0;
1da177e4 7965 base_flags &= ~TXD_FLAG_TCPUDP_CSUM;
d3f6f3a1
MC		 7966 } else {
7967 tcph->check = ~csum_tcpudp_magic(iph->saddr, iph->daddr,
7968 0, IPPROTO_TCP, 0);
7969 }
1da177e4 7970
63c3a66f 7971 if (tg3_flag(tp, HW_TSO_3)) {
615774fe
MC		 7972 mss |= (hdr_len & 0xc) << 12;
7973 if (hdr_len & 0x10)
7974 base_flags |= 0x00000010;
7975 base_flags |= (hdr_len & 0x3e0) << 5;
63c3a66f 7976 } else if (tg3_flag(tp, HW_TSO_2))
92c6b8d1 7977 mss |= hdr_len << 9;
63c3a66f 7978 else if (tg3_flag(tp, HW_TSO_1) ||
4153577a 7979 tg3_asic_rev(tp) == ASIC_REV_5705) {
eddc9ec5 7980 if (tcp_opt_len || iph->ihl > 5) {
1da177e4
LT		 7981 int tsflags;
7982
eddc9ec5 7983 tsflags = (iph->ihl - 5) + (tcp_opt_len >> 2);
1da177e4
LT		 7984 mss |= (tsflags << 11);
7985 }
7986 } else {
eddc9ec5 7987 if (tcp_opt_len || iph->ihl > 5) {
1da177e4
LT		 7988 int tsflags;
7989
eddc9ec5 7990 tsflags = (iph->ihl - 5) + (tcp_opt_len >> 2);
1da177e4
LT		 7991 base_flags |= tsflags << 12;
7992 }
7993 }
476c1885
VY		 7994 } else if (skb->ip_summed == CHECKSUM_PARTIAL) {
7995 /* HW/FW can not correctly checksum packets that have been
7996 * vlan encapsulated.
7997 */
7998 if (skb->protocol == htons(ETH_P_8021Q) ||
7999 skb->protocol == htons(ETH_P_8021AD)) {
8000 if (skb_checksum_help(skb))
8001 goto drop;
8002 } else {
8003 base_flags |= TXD_FLAG_TCPUDP_CSUM;
8004 }
1da177e4 8005 }
bf933c80 8006
93a700a9
MC		 8007 if (tg3_flag(tp, USE_JUMBO_BDFLAG) &&
8008 !mss && skb->len > VLAN_ETH_FRAME_LEN)
8009 base_flags |= TXD_FLAG_JMB_PKT;
8010
df8a39de 8011 if (skb_vlan_tag_present(skb)) {
92cd3a17 8012 base_flags |= TXD_FLAG_VLAN;
df8a39de 8013 vlan = skb_vlan_tag_get(skb);
92cd3a17 8014 }
1da177e4 8015
fb4ce8ad
MC		 8016 if ((unlikely(skb_shinfo(skb)->tx_flags & SKBTX_HW_TSTAMP)) &&
8017 tg3_flag(tp, TX_TSTAMP_EN)) {
8018 skb_shinfo(skb)->tx_flags |= SKBTX_IN_PROGRESS;
8019 base_flags |= TXD_FLAG_HWTSTAMP;
8020 }
8021
f4188d8a
AD		 8022 len = skb_headlen(skb);
8023
8024 mapping = pci_map_single(tp->pdev, skb->data, len, PCI_DMA_TODEVICE);
48855432
ED		 8025 if (pci_dma_mapping_error(tp->pdev, mapping))
8026 goto drop;
8027
90079ce8 8028
f3f3f27e 8029 tnapi->tx_buffers[entry].skb = skb;
4e5e4f0d 8030 dma_unmap_addr_set(&tnapi->tx_buffers[entry], mapping, mapping);
1da177e4
LT		 8031
8032 would_hit_hwbug = 0;
8033
63c3a66f 8034 if (tg3_flag(tp, 5701_DMA_BUG))
c58ec932 8035 would_hit_hwbug = 1;
1da177e4 8036
84b67b27 8037 if (tg3_tx_frag_set(tnapi, &entry, &budget, mapping, len, base_flags |
d1a3b737 8038 ((skb_shinfo(skb)->nr_frags == 0) ? TXD_FLAG_END : 0),
ba1142e4 8039 mss, vlan)) {
d1a3b737 8040 would_hit_hwbug = 1;
ba1142e4 8041 } else if (skb_shinfo(skb)->nr_frags > 0) {
92cd3a17
MC		 8042 u32 tmp_mss = mss;
8043
8044 if (!tg3_flag(tp, HW_TSO_1) &&
8045 !tg3_flag(tp, HW_TSO_2) &&
8046 !tg3_flag(tp, HW_TSO_3))
8047 tmp_mss = 0;
8048
c5665a53
MC		 8049 /* Now loop through additional data
8050 * fragments, and queue them.
8051 */
1da177e4
LT		 8052 last = skb_shinfo(skb)->nr_frags - 1;
8053 for (i = 0; i <= last; i++) {
8054 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
8055
9e903e08 8056 len = skb_frag_size(frag);
dc234d0b 8057 mapping = skb_frag_dma_map(&tp->pdev->dev, frag, 0,
5d6bcdfe 8058 len, DMA_TO_DEVICE);
1da177e4 8059
f3f3f27e 8060 tnapi->tx_buffers[entry].skb = NULL;
4e5e4f0d 8061 dma_unmap_addr_set(&tnapi->tx_buffers[entry], mapping,
f4188d8a 8062 mapping);
5d6bcdfe 8063 if (dma_mapping_error(&tp->pdev->dev, mapping))
f4188d8a 8064 goto dma_error;
1da177e4 8065
b9e45482
MC		 8066 if (!budget ||
8067 tg3_tx_frag_set(tnapi, &entry, &budget, mapping,
84b67b27
MC		 8068 len, base_flags |
8069 ((i == last) ? TXD_FLAG_END : 0),
b9e45482 8070 tmp_mss, vlan)) {
72f2afb8 8071 would_hit_hwbug = 1;
b9e45482
MC		 8072 break;
8073 }
1da177e4
LT		 8074 }
8075 }
8076
8077 if (would_hit_hwbug) {
0d681b27 8078 tg3_tx_skb_unmap(tnapi, tnapi->tx_prod, i);
1da177e4 8079
d3f6f3a1
MC		 8080 if (mss) {
8081 /* If it's a TSO packet, do GSO instead of
8082 * allocating and copying to a large linear SKB
8083 */
8084 if (ip_tot_len) {
8085 iph->check = ip_csum;
8086 iph->tot_len = ip_tot_len;
8087 }
8088 tcph->check = tcp_csum;
4d8fdc95 8089 return tg3_tso_bug(tp, tnapi, txq, skb);
d3f6f3a1
MC		 8090 }
8091
1da177e4
LT		 8092 /* If the workaround fails due to memory/mapping
8093 * failure, silently drop this packet.
8094 */
84b67b27
MC		 8095 entry = tnapi->tx_prod;
8096 budget = tg3_tx_avail(tnapi);
f7ff1987 8097 if (tigon3_dma_hwbug_workaround(tnapi, &skb, &entry, &budget,
84b67b27 8098 base_flags, mss, vlan))
48855432 8099 goto drop_nofree;
1da177e4
LT		 8100 }
8101
d515b450 8102 skb_tx_timestamp(skb);
5cb917bc 8103 netdev_tx_sent_queue(txq, skb->len);
d515b450 8104
6541b806
MC		 8105 /* Sync BD data before updating mailbox */
8106 wmb();
8107
f3f3f27e
MC		 8108 tnapi->tx_prod = entry;
8109 if (unlikely(tg3_tx_avail(tnapi) <= (MAX_SKB_FRAGS + 1))) {
24f4efd4 8110 netif_tx_stop_queue(txq);
f65aac16
MC		 8111
8112 /* netif_tx_stop_queue() must be done before checking
8113 * checking tx index in tg3_tx_avail() below, because in
8114 * tg3_tx(), we update tx index before checking for
8115 * netif_tx_queue_stopped().
8116 */
8117 smp_mb();
f3f3f27e 8118 if (tg3_tx_avail(tnapi) > TG3_TX_WAKEUP_THRESH(tnapi))
24f4efd4 8119 netif_tx_wake_queue(txq);
51b91468 8120 }
1da177e4 8121
2c7c9ea4
PS		 8122 if (!skb->xmit_more || netif_xmit_stopped(txq)) {
8123 /* Packets are ready, update Tx producer idx on card. */
8124 tw32_tx_mbox(tnapi->prodmbox, entry);
8125 mmiowb();
8126 }
8127
1da177e4 8128 return NETDEV_TX_OK;
f4188d8a
AD		 8129
8130dma_error:
ba1142e4 8131 tg3_tx_skb_unmap(tnapi, tnapi->tx_prod, --i);
432aa7ed 8132 tnapi->tx_buffers[tnapi->tx_prod].skb = NULL;
48855432 8133drop:
497a27b9 8134 dev_kfree_skb_any(skb);
48855432
ED		 8135drop_nofree:
8136 tp->tx_dropped++;
f4188d8a 8137 return NETDEV_TX_OK;
1da177e4
LT		 8138}
8139
6e01b20b
MC		 8140static void tg3_mac_loopback(struct tg3 *tp, bool enable)
8141{
8142 if (enable) {
8143 tp->mac_mode &= ~(MAC_MODE_HALF_DUPLEX |
8144 MAC_MODE_PORT_MODE_MASK);
8145
8146 tp->mac_mode |= MAC_MODE_PORT_INT_LPBACK;
8147
8148 if (!tg3_flag(tp, 5705_PLUS))
8149 tp->mac_mode |= MAC_MODE_LINK_POLARITY;
8150
8151 if (tp->phy_flags & TG3_PHYFLG_10_100_ONLY)
8152 tp->mac_mode |= MAC_MODE_PORT_MODE_MII;
8153 else
8154 tp->mac_mode |= MAC_MODE_PORT_MODE_GMII;
8155 } else {
8156 tp->mac_mode &= ~MAC_MODE_PORT_INT_LPBACK;
8157
8158 if (tg3_flag(tp, 5705_PLUS) ||
8159 (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) ||
4153577a 8160 tg3_asic_rev(tp) == ASIC_REV_5700)
6e01b20b
MC		 8161 tp->mac_mode &= ~MAC_MODE_LINK_POLARITY;
8162 }
8163
8164 tw32(MAC_MODE, tp->mac_mode);
8165 udelay(40);
8166}
8167
941ec90f 8168static int tg3_phy_lpbk_set(struct tg3 *tp, u32 speed, bool extlpbk)
5e5a7f37 8169{
941ec90f 8170 u32 val, bmcr, mac_mode, ptest = 0;
5e5a7f37
MC		 8171
8172 tg3_phy_toggle_apd(tp, false);
953c96e0 8173 tg3_phy_toggle_automdix(tp, false);
5e5a7f37 8174
941ec90f
MC		 8175 if (extlpbk && tg3_phy_set_extloopbk(tp))
8176 return -EIO;
8177
8178 bmcr = BMCR_FULLDPLX;
5e5a7f37
MC		 8179 switch (speed) {
8180 case SPEED_10:
8181 break;
8182 case SPEED_100:
8183 bmcr |= BMCR_SPEED100;
8184 break;
8185 case SPEED_1000:
8186 default:
8187 if (tp->phy_flags & TG3_PHYFLG_IS_FET) {
8188 speed = SPEED_100;
8189 bmcr |= BMCR_SPEED100;
8190 } else {
8191 speed = SPEED_1000;
8192 bmcr |= BMCR_SPEED1000;
8193 }
8194 }
8195
941ec90f
MC		 8196 if (extlpbk) {
8197 if (!(tp->phy_flags & TG3_PHYFLG_IS_FET)) {
8198 tg3_readphy(tp, MII_CTRL1000, &val);
8199 val |= CTL1000_AS_MASTER |
8200 CTL1000_ENABLE_MASTER;
8201 tg3_writephy(tp, MII_CTRL1000, val);
8202 } else {
8203 ptest = MII_TG3_FET_PTEST_TRIM_SEL |
8204 MII_TG3_FET_PTEST_TRIM_2;
8205 tg3_writephy(tp, MII_TG3_FET_PTEST, ptest);
8206 }
8207 } else
8208 bmcr |= BMCR_LOOPBACK;
8209
5e5a7f37
MC		 8210 tg3_writephy(tp, MII_BMCR, bmcr);
8211
8212 /* The write needs to be flushed for the FETs */
8213 if (tp->phy_flags & TG3_PHYFLG_IS_FET)
8214 tg3_readphy(tp, MII_BMCR, &bmcr);
8215
8216 udelay(40);
8217
8218 if ((tp->phy_flags & TG3_PHYFLG_IS_FET) &&
4153577a 8219 tg3_asic_rev(tp) == ASIC_REV_5785) {
941ec90f 8220 tg3_writephy(tp, MII_TG3_FET_PTEST, ptest |
5e5a7f37
MC		 8221 MII_TG3_FET_PTEST_FRC_TX_LINK |
8222 MII_TG3_FET_PTEST_FRC_TX_LOCK);
8223
8224 /* The write needs to be flushed for the AC131 */
8225 tg3_readphy(tp, MII_TG3_FET_PTEST, &val);
8226 }
8227
8228 /* Reset to prevent losing 1st rx packet intermittently */
8229 if ((tp->phy_flags & TG3_PHYFLG_MII_SERDES) &&
8230 tg3_flag(tp, 5780_CLASS)) {
8231 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
8232 udelay(10);
8233 tw32_f(MAC_RX_MODE, tp->rx_mode);
8234 }
8235
8236 mac_mode = tp->mac_mode &
8237 ~(MAC_MODE_PORT_MODE_MASK | MAC_MODE_HALF_DUPLEX);
8238 if (speed == SPEED_1000)
8239 mac_mode |= MAC_MODE_PORT_MODE_GMII;
8240 else
8241 mac_mode |= MAC_MODE_PORT_MODE_MII;
8242
4153577a 8243 if (tg3_asic_rev(tp) == ASIC_REV_5700) {
5e5a7f37
MC		 8244 u32 masked_phy_id = tp->phy_id & TG3_PHY_ID_MASK;
8245
8246 if (masked_phy_id == TG3_PHY_ID_BCM5401)
8247 mac_mode &= ~MAC_MODE_LINK_POLARITY;
8248 else if (masked_phy_id == TG3_PHY_ID_BCM5411)
8249 mac_mode |= MAC_MODE_LINK_POLARITY;
8250
8251 tg3_writephy(tp, MII_TG3_EXT_CTRL,
8252 MII_TG3_EXT_CTRL_LNK3_LED_MODE);
8253 }
8254
8255 tw32(MAC_MODE, mac_mode);
8256 udelay(40);
941ec90f
MC		 8257
8258 return 0;
5e5a7f37
MC		 8259}
8260
c8f44aff 8261static void tg3_set_loopback(struct net_device *dev, netdev_features_t features)
06c03c02
MB		 8262{
8263 struct tg3 *tp = netdev_priv(dev);
8264
8265 if (features & NETIF_F_LOOPBACK) {
8266 if (tp->mac_mode & MAC_MODE_PORT_INT_LPBACK)
8267 return;
8268
06c03c02 8269 spin_lock_bh(&tp->lock);
6e01b20b 8270 tg3_mac_loopback(tp, true);
06c03c02
MB		 8271 netif_carrier_on(tp->dev);
8272 spin_unlock_bh(&tp->lock);
8273 netdev_info(dev, "Internal MAC loopback mode enabled.\n");
8274 } else {
8275 if (!(tp->mac_mode & MAC_MODE_PORT_INT_LPBACK))
8276 return;
8277
06c03c02 8278 spin_lock_bh(&tp->lock);
6e01b20b 8279 tg3_mac_loopback(tp, false);
06c03c02 8280 /* Force link status check */
953c96e0 8281 tg3_setup_phy(tp, true);
06c03c02
MB		 8282 spin_unlock_bh(&tp->lock);
8283 netdev_info(dev, "Internal MAC loopback mode disabled.\n");
8284 }
8285}
8286
c8f44aff
MM		 8287static netdev_features_t tg3_fix_features(struct net_device *dev,
8288 netdev_features_t features)
dc668910
MM		 8289{
8290 struct tg3 *tp = netdev_priv(dev);
8291
63c3a66f 8292 if (dev->mtu > ETH_DATA_LEN && tg3_flag(tp, 5780_CLASS))
dc668910
MM		 8293 features &= ~NETIF_F_ALL_TSO;
8294
8295 return features;
8296}
8297
c8f44aff 8298static int tg3_set_features(struct net_device *dev, netdev_features_t features)
06c03c02 8299{
c8f44aff 8300 netdev_features_t changed = dev->features ^ features;
06c03c02
MB		 8301
8302 if ((changed & NETIF_F_LOOPBACK) && netif_running(dev))
8303 tg3_set_loopback(dev, features);
8304
8305 return 0;
8306}
8307
21f581a5
MC		 8308static void tg3_rx_prodring_free(struct tg3 *tp,
8309 struct tg3_rx_prodring_set *tpr)
1da177e4 8310{
1da177e4
LT		 8311 int i;
8312
8fea32b9 8313 if (tpr != &tp->napi[0].prodring) {
b196c7e4 8314 for (i = tpr->rx_std_cons_idx; i != tpr->rx_std_prod_idx;
2c49a44d 8315 i = (i + 1) & tp->rx_std_ring_mask)
9205fd9c 8316 tg3_rx_data_free(tp, &tpr->rx_std_buffers[i],
b196c7e4
MC		 8317 tp->rx_pkt_map_sz);
8318
63c3a66f 8319 if (tg3_flag(tp, JUMBO_CAPABLE)) {
b196c7e4
MC		 8320 for (i = tpr->rx_jmb_cons_idx;
8321 i != tpr->rx_jmb_prod_idx;
2c49a44d 8322 i = (i + 1) & tp->rx_jmb_ring_mask) {
9205fd9c 8323 tg3_rx_data_free(tp, &tpr->rx_jmb_buffers[i],
b196c7e4
MC		 8324 TG3_RX_JMB_MAP_SZ);
8325 }
8326 }
8327
2b2cdb65 8328 return;
b196c7e4 8329 }
1da177e4 8330
2c49a44d 8331 for (i = 0; i <= tp->rx_std_ring_mask; i++)
9205fd9c 8332 tg3_rx_data_free(tp, &tpr->rx_std_buffers[i],
2b2cdb65 8333 tp->rx_pkt_map_sz);
1da177e4 8334
63c3a66f 8335 if (tg3_flag(tp, JUMBO_CAPABLE) && !tg3_flag(tp, 5780_CLASS)) {
2c49a44d 8336 for (i = 0; i <= tp->rx_jmb_ring_mask; i++)
9205fd9c 8337 tg3_rx_data_free(tp, &tpr->rx_jmb_buffers[i],
2b2cdb65 8338 TG3_RX_JMB_MAP_SZ);
1da177e4
LT		 8339 }
8340}
8341
c6cdf436 8342/* Initialize rx rings for packet processing.
1da177e4
LT		 8343 *
8344 * The chip has been shut down and the driver detached from
8345 * the networking, so no interrupts or new tx packets will
8346 * end up in the driver. tp->{tx,}lock are held and thus
8347 * we may not sleep.
8348 */
21f581a5
MC		 8349static int tg3_rx_prodring_alloc(struct tg3 *tp,
8350 struct tg3_rx_prodring_set *tpr)
1da177e4 8351{
287be12e 8352 u32 i, rx_pkt_dma_sz;
1da177e4 8353
b196c7e4
MC		 8354 tpr->rx_std_cons_idx = 0;
8355 tpr->rx_std_prod_idx = 0;
8356 tpr->rx_jmb_cons_idx = 0;
8357 tpr->rx_jmb_prod_idx = 0;
8358
8fea32b9 8359 if (tpr != &tp->napi[0].prodring) {
2c49a44d
MC		 8360 memset(&tpr->rx_std_buffers[0], 0,
8361 TG3_RX_STD_BUFF_RING_SIZE(tp));
48035728 8362 if (tpr->rx_jmb_buffers)
2b2cdb65 8363 memset(&tpr->rx_jmb_buffers[0], 0,
2c49a44d 8364 TG3_RX_JMB_BUFF_RING_SIZE(tp));
2b2cdb65
MC		 8365 goto done;
8366 }
8367
1da177e4 8368 /* Zero out all descriptors. */
2c49a44d 8369 memset(tpr->rx_std, 0, TG3_RX_STD_RING_BYTES(tp));
1da177e4 8370
287be12e 8371 rx_pkt_dma_sz = TG3_RX_STD_DMA_SZ;
63c3a66f 8372 if (tg3_flag(tp, 5780_CLASS) &&
287be12e
MC		 8373 tp->dev->mtu > ETH_DATA_LEN)
8374 rx_pkt_dma_sz = TG3_RX_JMB_DMA_SZ;
8375 tp->rx_pkt_map_sz = TG3_RX_DMA_TO_MAP_SZ(rx_pkt_dma_sz);
7e72aad4 8376
1da177e4
LT		 8377 /* Initialize invariants of the rings, we only set this
8378 * stuff once. This works because the card does not
8379 * write into the rx buffer posting rings.
8380 */
2c49a44d 8381 for (i = 0; i <= tp->rx_std_ring_mask; i++) {
1da177e4
LT		 8382 struct tg3_rx_buffer_desc *rxd;
8383
21f581a5 8384 rxd = &tpr->rx_std[i];
287be12e 8385 rxd->idx_len = rx_pkt_dma_sz << RXD_LEN_SHIFT;
1da177e4
LT		 8386 rxd->type_flags = (RXD_FLAG_END << RXD_FLAGS_SHIFT);
8387 rxd->opaque = (RXD_OPAQUE_RING_STD |
8388 (i << RXD_OPAQUE_INDEX_SHIFT));
8389 }
8390
1da177e4
LT		 8391 /* Now allocate fresh SKBs for each rx ring. */
8392 for (i = 0; i < tp->rx_pending; i++) {
8d4057a9
ED		 8393 unsigned int frag_size;
8394
8395 if (tg3_alloc_rx_data(tp, tpr, RXD_OPAQUE_RING_STD, i,
8396 &frag_size) < 0) {
5129c3a3
MC		 8397 netdev_warn(tp->dev,
8398 "Using a smaller RX standard ring. Only "
8399 "%d out of %d buffers were allocated "
8400 "successfully\n", i, tp->rx_pending);
32d8c572 8401 if (i == 0)
cf7a7298 8402 goto initfail;
32d8c572 8403 tp->rx_pending = i;
1da177e4 8404 break;
32d8c572 8405 }
1da177e4
LT		 8406 }
8407
63c3a66f 8408 if (!tg3_flag(tp, JUMBO_CAPABLE) || tg3_flag(tp, 5780_CLASS))
cf7a7298
MC		 8409 goto done;
8410
2c49a44d 8411 memset(tpr->rx_jmb, 0, TG3_RX_JMB_RING_BYTES(tp));
cf7a7298 8412
63c3a66f 8413 if (!tg3_flag(tp, JUMBO_RING_ENABLE))
0d86df80 8414 goto done;
cf7a7298 8415
2c49a44d 8416 for (i = 0; i <= tp->rx_jmb_ring_mask; i++) {
0d86df80
MC		 8417 struct tg3_rx_buffer_desc *rxd;
8418
8419 rxd = &tpr->rx_jmb[i].std;
8420 rxd->idx_len = TG3_RX_JMB_DMA_SZ << RXD_LEN_SHIFT;
8421 rxd->type_flags = (RXD_FLAG_END << RXD_FLAGS_SHIFT) |
8422 RXD_FLAG_JUMBO;
8423 rxd->opaque = (RXD_OPAQUE_RING_JUMBO |
8424 (i << RXD_OPAQUE_INDEX_SHIFT));
8425 }
8426
8427 for (i = 0; i < tp->rx_jumbo_pending; i++) {
8d4057a9
ED		 8428 unsigned int frag_size;
8429
8430 if (tg3_alloc_rx_data(tp, tpr, RXD_OPAQUE_RING_JUMBO, i,
8431 &frag_size) < 0) {
5129c3a3
MC		 8432 netdev_warn(tp->dev,
8433 "Using a smaller RX jumbo ring. Only %d "
8434 "out of %d buffers were allocated "
8435 "successfully\n", i, tp->rx_jumbo_pending);
0d86df80
MC		 8436 if (i == 0)
8437 goto initfail;
8438 tp->rx_jumbo_pending = i;
8439 break;
1da177e4
LT		 8440 }
8441 }
cf7a7298
MC		 8442
8443done:
32d8c572 8444 return 0;
cf7a7298
MC		 8445
8446initfail:
21f581a5 8447 tg3_rx_prodring_free(tp, tpr);
cf7a7298 8448 return -ENOMEM;
1da177e4
LT		 8449}
8450
21f581a5
MC		 8451static void tg3_rx_prodring_fini(struct tg3 *tp,
8452 struct tg3_rx_prodring_set *tpr)
1da177e4 8453{
21f581a5
MC		 8454 kfree(tpr->rx_std_buffers);
8455 tpr->rx_std_buffers = NULL;
8456 kfree(tpr->rx_jmb_buffers);
8457 tpr->rx_jmb_buffers = NULL;
8458 if (tpr->rx_std) {
4bae65c8
MC		 8459 dma_free_coherent(&tp->pdev->dev, TG3_RX_STD_RING_BYTES(tp),
8460 tpr->rx_std, tpr->rx_std_mapping);
21f581a5 8461 tpr->rx_std = NULL;
1da177e4 8462 }
21f581a5 8463 if (tpr->rx_jmb) {
4bae65c8
MC		 8464 dma_free_coherent(&tp->pdev->dev, TG3_RX_JMB_RING_BYTES(tp),
8465 tpr->rx_jmb, tpr->rx_jmb_mapping);
21f581a5 8466 tpr->rx_jmb = NULL;
1da177e4 8467 }
cf7a7298
MC		 8468}
8469
21f581a5
MC		 8470static int tg3_rx_prodring_init(struct tg3 *tp,
8471 struct tg3_rx_prodring_set *tpr)
cf7a7298 8472{
2c49a44d
MC		 8473 tpr->rx_std_buffers = kzalloc(TG3_RX_STD_BUFF_RING_SIZE(tp),
8474 GFP_KERNEL);
21f581a5 8475 if (!tpr->rx_std_buffers)
cf7a7298
MC		 8476 return -ENOMEM;
8477
4bae65c8
MC		 8478 tpr->rx_std = dma_alloc_coherent(&tp->pdev->dev,
8479 TG3_RX_STD_RING_BYTES(tp),
8480 &tpr->rx_std_mapping,
8481 GFP_KERNEL);
21f581a5 8482 if (!tpr->rx_std)
cf7a7298
MC		 8483 goto err_out;
8484
63c3a66f 8485 if (tg3_flag(tp, JUMBO_CAPABLE) && !tg3_flag(tp, 5780_CLASS)) {
2c49a44d 8486 tpr->rx_jmb_buffers = kzalloc(TG3_RX_JMB_BUFF_RING_SIZE(tp),
21f581a5
MC		 8487 GFP_KERNEL);
8488 if (!tpr->rx_jmb_buffers)
cf7a7298
MC		 8489 goto err_out;
8490
4bae65c8
MC		 8491 tpr->rx_jmb = dma_alloc_coherent(&tp->pdev->dev,
8492 TG3_RX_JMB_RING_BYTES(tp),
8493 &tpr->rx_jmb_mapping,
8494 GFP_KERNEL);
21f581a5 8495 if (!tpr->rx_jmb)
cf7a7298
MC		 8496 goto err_out;
8497 }
8498
8499 return 0;
8500
8501err_out:
21f581a5 8502 tg3_rx_prodring_fini(tp, tpr);
cf7a7298
MC		 8503 return -ENOMEM;
8504}
8505
8506/* Free up pending packets in all rx/tx rings.
8507 *
8508 * The chip has been shut down and the driver detached from
8509 * the networking, so no interrupts or new tx packets will
8510 * end up in the driver. tp->{tx,}lock is not held and we are not
8511 * in an interrupt context and thus may sleep.
8512 */
8513static void tg3_free_rings(struct tg3 *tp)
8514{
f77a6a8e 8515 int i, j;
cf7a7298 8516
f77a6a8e
MC		 8517 for (j = 0; j < tp->irq_cnt; j++) {
8518 struct tg3_napi *tnapi = &tp->napi[j];
cf7a7298 8519
8fea32b9 8520 tg3_rx_prodring_free(tp, &tnapi->prodring);
b28f6428 8521
0c1d0e2b
MC		 8522 if (!tnapi->tx_buffers)
8523 continue;
8524
0d681b27
MC		 8525 for (i = 0; i < TG3_TX_RING_SIZE; i++) {
8526 struct sk_buff *skb = tnapi->tx_buffers[i].skb;
cf7a7298 8527
0d681b27 8528 if (!skb)
f77a6a8e 8529 continue;
cf7a7298 8530
ba1142e4
MC		 8531 tg3_tx_skb_unmap(tnapi, i,
8532 skb_shinfo(skb)->nr_frags - 1);
f77a6a8e
MC		 8533
8534 dev_kfree_skb_any(skb);
8535 }
5cb917bc 8536 netdev_tx_reset_queue(netdev_get_tx_queue(tp->dev, j));
2b2cdb65 8537 }
cf7a7298
MC		 8538}
8539
8540/* Initialize tx/rx rings for packet processing.
8541 *
8542 * The chip has been shut down and the driver detached from
8543 * the networking, so no interrupts or new tx packets will
8544 * end up in the driver. tp->{tx,}lock are held and thus
8545 * we may not sleep.
8546 */
8547static int tg3_init_rings(struct tg3 *tp)
8548{
f77a6a8e 8549 int i;
72334482 8550
cf7a7298
MC		 8551 /* Free up all the SKBs. */
8552 tg3_free_rings(tp);
8553
f77a6a8e
MC		 8554 for (i = 0; i < tp->irq_cnt; i++) {
8555 struct tg3_napi *tnapi = &tp->napi[i];
8556
8557 tnapi->last_tag = 0;
8558 tnapi->last_irq_tag = 0;
8559 tnapi->hw_status->status = 0;
8560 tnapi->hw_status->status_tag = 0;
8561 memset(tnapi->hw_status, 0, TG3_HW_STATUS_SIZE);
cf7a7298 8562
f77a6a8e
MC		 8563 tnapi->tx_prod = 0;
8564 tnapi->tx_cons = 0;
0c1d0e2b
MC		 8565 if (tnapi->tx_ring)
8566 memset(tnapi->tx_ring, 0, TG3_TX_RING_BYTES);
f77a6a8e
MC		 8567
8568 tnapi->rx_rcb_ptr = 0;
0c1d0e2b
MC		 8569 if (tnapi->rx_rcb)
8570 memset(tnapi->rx_rcb, 0, TG3_RX_RCB_RING_BYTES(tp));
2b2cdb65 8571
a620a6bc
TLSC		 8572 if (tnapi->prodring.rx_std &&
8573 tg3_rx_prodring_alloc(tp, &tnapi->prodring)) {
e4af1af9 8574 tg3_free_rings(tp);
2b2cdb65 8575 return -ENOMEM;
e4af1af9 8576 }
f77a6a8e 8577 }
72334482 8578
2b2cdb65 8579 return 0;
cf7a7298
MC		 8580}
8581
49a359e3 8582static void tg3_mem_tx_release(struct tg3 *tp)
cf7a7298 8583{
f77a6a8e 8584 int i;
898a56f8 8585
49a359e3 8586 for (i = 0; i < tp->irq_max; i++) {
f77a6a8e
MC		 8587 struct tg3_napi *tnapi = &tp->napi[i];
8588
8589 if (tnapi->tx_ring) {
4bae65c8 8590 dma_free_coherent(&tp->pdev->dev, TG3_TX_RING_BYTES,
f77a6a8e
MC		 8591 tnapi->tx_ring, tnapi->tx_desc_mapping);
8592 tnapi->tx_ring = NULL;
8593 }
8594
8595 kfree(tnapi->tx_buffers);
8596 tnapi->tx_buffers = NULL;
49a359e3
MC		 8597 }
8598}
f77a6a8e 8599
49a359e3
MC		 8600static int tg3_mem_tx_acquire(struct tg3 *tp)
8601{
8602 int i;
8603 struct tg3_napi *tnapi = &tp->napi[0];
8604
8605 /* If multivector TSS is enabled, vector 0 does not handle
8606 * tx interrupts. Don't allocate any resources for it.
8607 */
8608 if (tg3_flag(tp, ENABLE_TSS))
8609 tnapi++;
8610
8611 for (i = 0; i < tp->txq_cnt; i++, tnapi++) {
8612 tnapi->tx_buffers = kzalloc(sizeof(struct tg3_tx_ring_info) *
8613 TG3_TX_RING_SIZE, GFP_KERNEL);
8614 if (!tnapi->tx_buffers)
8615 goto err_out;
8616
8617 tnapi->tx_ring = dma_alloc_coherent(&tp->pdev->dev,
8618 TG3_TX_RING_BYTES,
8619 &tnapi->tx_desc_mapping,
8620 GFP_KERNEL);
8621 if (!tnapi->tx_ring)
8622 goto err_out;
8623 }
8624
8625 return 0;
8626
8627err_out:
8628 tg3_mem_tx_release(tp);
8629 return -ENOMEM;
8630}
8631
8632static void tg3_mem_rx_release(struct tg3 *tp)
8633{
8634 int i;
8635
8636 for (i = 0; i < tp->irq_max; i++) {
8637 struct tg3_napi *tnapi = &tp->napi[i];
f77a6a8e 8638
8fea32b9
MC		 8639 tg3_rx_prodring_fini(tp, &tnapi->prodring);
8640
49a359e3
MC		 8641 if (!tnapi->rx_rcb)
8642 continue;
8643
8644 dma_free_coherent(&tp->pdev->dev,
8645 TG3_RX_RCB_RING_BYTES(tp),
8646 tnapi->rx_rcb,
8647 tnapi->rx_rcb_mapping);
8648 tnapi->rx_rcb = NULL;
8649 }
8650}
8651
8652static int tg3_mem_rx_acquire(struct tg3 *tp)
8653{
8654 unsigned int i, limit;
8655
8656 limit = tp->rxq_cnt;
8657
8658 /* If RSS is enabled, we need a (dummy) producer ring
8659 * set on vector zero. This is the true hw prodring.
8660 */
8661 if (tg3_flag(tp, ENABLE_RSS))
8662 limit++;
8663
8664 for (i = 0; i < limit; i++) {
8665 struct tg3_napi *tnapi = &tp->napi[i];
8666
8667 if (tg3_rx_prodring_init(tp, &tnapi->prodring))
8668 goto err_out;
8669
8670 /* If multivector RSS is enabled, vector 0
8671 * does not handle rx or tx interrupts.
8672 * Don't allocate any resources for it.
8673 */
8674 if (!i && tg3_flag(tp, ENABLE_RSS))
8675 continue;
8676
ede23fa8
JP		 8677 tnapi->rx_rcb = dma_zalloc_coherent(&tp->pdev->dev,
8678 TG3_RX_RCB_RING_BYTES(tp),
8679 &tnapi->rx_rcb_mapping,
8680 GFP_KERNEL);
49a359e3
MC		 8681 if (!tnapi->rx_rcb)
8682 goto err_out;
49a359e3
MC		 8683 }
8684
8685 return 0;
8686
8687err_out:
8688 tg3_mem_rx_release(tp);
8689 return -ENOMEM;
8690}
8691
8692/*
8693 * Must not be invoked with interrupt sources disabled and
8694 * the hardware shutdown down.
8695 */
8696static void tg3_free_consistent(struct tg3 *tp)
8697{
8698 int i;
8699
8700 for (i = 0; i < tp->irq_cnt; i++) {
8701 struct tg3_napi *tnapi = &tp->napi[i];
8702
f77a6a8e 8703 if (tnapi->hw_status) {
4bae65c8
MC		 8704 dma_free_coherent(&tp->pdev->dev, TG3_HW_STATUS_SIZE,
8705 tnapi->hw_status,
8706 tnapi->status_mapping);
f77a6a8e
MC		 8707 tnapi->hw_status = NULL;
8708 }
1da177e4 8709 }
f77a6a8e 8710
49a359e3
MC		 8711 tg3_mem_rx_release(tp);
8712 tg3_mem_tx_release(tp);
8713
1da177e4 8714 if (tp->hw_stats) {
4bae65c8
MC		 8715 dma_free_coherent(&tp->pdev->dev, sizeof(struct tg3_hw_stats),
8716 tp->hw_stats, tp->stats_mapping);
1da177e4
LT		 8717 tp->hw_stats = NULL;
8718 }
8719}
8720
8721/*
8722 * Must not be invoked with interrupt sources disabled and
8723 * the hardware shutdown down. Can sleep.
8724 */
8725static int tg3_alloc_consistent(struct tg3 *tp)
8726{
f77a6a8e 8727 int i;
898a56f8 8728
ede23fa8
JP		 8729 tp->hw_stats = dma_zalloc_coherent(&tp->pdev->dev,
8730 sizeof(struct tg3_hw_stats),
8731 &tp->stats_mapping, GFP_KERNEL);
f77a6a8e 8732 if (!tp->hw_stats)
1da177e4
LT		 8733 goto err_out;
8734
f77a6a8e
MC		 8735 for (i = 0; i < tp->irq_cnt; i++) {
8736 struct tg3_napi *tnapi = &tp->napi[i];
8d9d7cfc 8737 struct tg3_hw_status *sblk;
1da177e4 8738
ede23fa8
JP		 8739 tnapi->hw_status = dma_zalloc_coherent(&tp->pdev->dev,
8740 TG3_HW_STATUS_SIZE,
8741 &tnapi->status_mapping,
8742 GFP_KERNEL);
f77a6a8e
MC		 8743 if (!tnapi->hw_status)
8744 goto err_out;
898a56f8 8745
8d9d7cfc
MC		 8746 sblk = tnapi->hw_status;
8747
49a359e3 8748 if (tg3_flag(tp, ENABLE_RSS)) {
86449944 8749 u16 *prodptr = NULL;
8fea32b9 8750
49a359e3
MC		 8751 /*
8752 * When RSS is enabled, the status block format changes
8753 * slightly. The "rx_jumbo_consumer", "reserved",
8754 * and "rx_mini_consumer" members get mapped to the
8755 * other three rx return ring producer indexes.
8756 */
8757 switch (i) {
8758 case 1:
8759 prodptr = &sblk->idx[0].rx_producer;
8760 break;
8761 case 2:
8762 prodptr = &sblk->rx_jumbo_consumer;
8763 break;
8764 case 3:
8765 prodptr = &sblk->reserved;
8766 break;
8767 case 4:
8768 prodptr = &sblk->rx_mini_consumer;
f891ea16
MC		 8769 break;
8770 }
49a359e3
MC		 8771 tnapi->rx_rcb_prod_idx = prodptr;
8772 } else {
8d9d7cfc 8773 tnapi->rx_rcb_prod_idx = &sblk->idx[0].rx_producer;
8d9d7cfc 8774 }
f77a6a8e 8775 }
1da177e4 8776
49a359e3
MC		 8777 if (tg3_mem_tx_acquire(tp) || tg3_mem_rx_acquire(tp))
8778 goto err_out;
8779
1da177e4
LT		 8780 return 0;
8781
8782err_out:
8783 tg3_free_consistent(tp);
8784 return -ENOMEM;
8785}
8786
8787#define MAX_WAIT_CNT 1000
8788
8789/* To stop a block, clear the enable bit and poll till it
8790 * clears. tp->lock is held.
8791 */
953c96e0 8792static int tg3_stop_block(struct tg3 *tp, unsigned long ofs, u32 enable_bit, bool silent)
1da177e4
LT		 8793{
8794 unsigned int i;
8795 u32 val;
8796
63c3a66f 8797 if (tg3_flag(tp, 5705_PLUS)) {
1da177e4
LT		 8798 switch (ofs) {
8799 case RCVLSC_MODE:
8800 case DMAC_MODE:
8801 case MBFREE_MODE:
8802 case BUFMGR_MODE:
8803 case MEMARB_MODE:
8804 /* We can't enable/disable these bits of the
8805 * 5705/5750, just say success.
8806 */
8807 return 0;
8808
8809 default:
8810 break;
855e1111 8811 }
1da177e4
LT		 8812 }
8813
8814 val = tr32(ofs);
8815 val &= ~enable_bit;
8816 tw32_f(ofs, val);
8817
8818 for (i = 0; i < MAX_WAIT_CNT; i++) {
6d446ec3
GS		 8819 if (pci_channel_offline(tp->pdev)) {
8820 dev_err(&tp->pdev->dev,
8821 "tg3_stop_block device offline, "
8822 "ofs=%lx enable_bit=%x\n",
8823 ofs, enable_bit);
8824 return -ENODEV;
8825 }
8826
1da177e4
LT		 8827 udelay(100);
8828 val = tr32(ofs);
8829 if ((val & enable_bit) == 0)
8830 break;
8831 }
8832
b3b7d6be 8833 if (i == MAX_WAIT_CNT && !silent) {
2445e461
MC		 8834 dev_err(&tp->pdev->dev,
8835 "tg3_stop_block timed out, ofs=%lx enable_bit=%x\n",
8836 ofs, enable_bit);
1da177e4
LT		 8837 return -ENODEV;
8838 }
8839
8840 return 0;
8841}
8842
8843/* tp->lock is held. */
953c96e0 8844static int tg3_abort_hw(struct tg3 *tp, bool silent)
1da177e4
LT		 8845{
8846 int i, err;
8847
8848 tg3_disable_ints(tp);
8849
6d446ec3
GS		 8850 if (pci_channel_offline(tp->pdev)) {
8851 tp->rx_mode &= ~(RX_MODE_ENABLE | TX_MODE_ENABLE);
8852 tp->mac_mode &= ~MAC_MODE_TDE_ENABLE;
8853 err = -ENODEV;
8854 goto err_no_dev;
8855 }
8856
1da177e4
LT		 8857 tp->rx_mode &= ~RX_MODE_ENABLE;
8858 tw32_f(MAC_RX_MODE, tp->rx_mode);
8859 udelay(10);
8860
b3b7d6be
DM		 8861 err = tg3_stop_block(tp, RCVBDI_MODE, RCVBDI_MODE_ENABLE, silent);
8862 err |= tg3_stop_block(tp, RCVLPC_MODE, RCVLPC_MODE_ENABLE, silent);
8863 err |= tg3_stop_block(tp, RCVLSC_MODE, RCVLSC_MODE_ENABLE, silent);
8864 err |= tg3_stop_block(tp, RCVDBDI_MODE, RCVDBDI_MODE_ENABLE, silent);
8865 err |= tg3_stop_block(tp, RCVDCC_MODE, RCVDCC_MODE_ENABLE, silent);
8866 err |= tg3_stop_block(tp, RCVCC_MODE, RCVCC_MODE_ENABLE, silent);
8867
8868 err |= tg3_stop_block(tp, SNDBDS_MODE, SNDBDS_MODE_ENABLE, silent);
8869 err |= tg3_stop_block(tp, SNDBDI_MODE, SNDBDI_MODE_ENABLE, silent);
8870 err |= tg3_stop_block(tp, SNDDATAI_MODE, SNDDATAI_MODE_ENABLE, silent);
8871 err |= tg3_stop_block(tp, RDMAC_MODE, RDMAC_MODE_ENABLE, silent);
8872 err |= tg3_stop_block(tp, SNDDATAC_MODE, SNDDATAC_MODE_ENABLE, silent);
8873 err |= tg3_stop_block(tp, DMAC_MODE, DMAC_MODE_ENABLE, silent);
8874 err |= tg3_stop_block(tp, SNDBDC_MODE, SNDBDC_MODE_ENABLE, silent);
1da177e4
LT		 8875
8876 tp->mac_mode &= ~MAC_MODE_TDE_ENABLE;
8877 tw32_f(MAC_MODE, tp->mac_mode);
8878 udelay(40);
8879
8880 tp->tx_mode &= ~TX_MODE_ENABLE;
8881 tw32_f(MAC_TX_MODE, tp->tx_mode);
8882
8883 for (i = 0; i < MAX_WAIT_CNT; i++) {
8884 udelay(100);
8885 if (!(tr32(MAC_TX_MODE) & TX_MODE_ENABLE))
8886 break;
8887 }
8888 if (i >= MAX_WAIT_CNT) {
ab96b241
MC		 8889 dev_err(&tp->pdev->dev,
8890 "%s timed out, TX_MODE_ENABLE will not clear "
8891 "MAC_TX_MODE=%08x\n", __func__, tr32(MAC_TX_MODE));
e6de8ad1 8892 err |= -ENODEV;
1da177e4
LT		 8893 }
8894
e6de8ad1 8895 err |= tg3_stop_block(tp, HOSTCC_MODE, HOSTCC_MODE_ENABLE, silent);
b3b7d6be
DM		 8896 err |= tg3_stop_block(tp, WDMAC_MODE, WDMAC_MODE_ENABLE, silent);
8897 err |= tg3_stop_block(tp, MBFREE_MODE, MBFREE_MODE_ENABLE, silent);
1da177e4
LT		 8898
8899 tw32(FTQ_RESET, 0xffffffff);
8900 tw32(FTQ_RESET, 0x00000000);
8901
b3b7d6be
DM		 8902 err |= tg3_stop_block(tp, BUFMGR_MODE, BUFMGR_MODE_ENABLE, silent);
8903 err |= tg3_stop_block(tp, MEMARB_MODE, MEMARB_MODE_ENABLE, silent);
1da177e4 8904
6d446ec3 8905err_no_dev:
f77a6a8e
MC		 8906 for (i = 0; i < tp->irq_cnt; i++) {
8907 struct tg3_napi *tnapi = &tp->napi[i];
8908 if (tnapi->hw_status)
8909 memset(tnapi->hw_status, 0, TG3_HW_STATUS_SIZE);
8910 }
1da177e4 8911
1da177e4
LT		 8912 return err;
8913}
8914
ee6a99b5
MC		 8915/* Save PCI command register before chip reset */
8916static void tg3_save_pci_state(struct tg3 *tp)
8917{
8a6eac90 8918 pci_read_config_word(tp->pdev, PCI_COMMAND, &tp->pci_cmd);
ee6a99b5
MC		 8919}
8920
8921/* Restore PCI state after chip reset */
8922static void tg3_restore_pci_state(struct tg3 *tp)
8923{
8924 u32 val;
8925
8926 /* Re-enable indirect register accesses. */
8927 pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
8928 tp->misc_host_ctrl);
8929
8930 /* Set MAX PCI retry to zero. */
8931 val = (PCISTATE_ROM_ENABLE | PCISTATE_ROM_RETRY_ENABLE);
4153577a 8932 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5704_A0 &&
63c3a66f 8933 tg3_flag(tp, PCIX_MODE))
ee6a99b5 8934 val |= PCISTATE_RETRY_SAME_DMA;
0d3031d9 8935 /* Allow reads and writes to the APE register and memory space. */
63c3a66f 8936 if (tg3_flag(tp, ENABLE_APE))
0d3031d9 8937 val |= PCISTATE_ALLOW_APE_CTLSPC_WR |
f92d9dc1
MC		 8938 PCISTATE_ALLOW_APE_SHMEM_WR |
8939 PCISTATE_ALLOW_APE_PSPACE_WR;
ee6a99b5
MC		 8940 pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE, val);
8941
8a6eac90 8942 pci_write_config_word(tp->pdev, PCI_COMMAND, tp->pci_cmd);
ee6a99b5 8943
2c55a3d0
MC		 8944 if (!tg3_flag(tp, PCI_EXPRESS)) {
8945 pci_write_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE,
8946 tp->pci_cacheline_sz);
8947 pci_write_config_byte(tp->pdev, PCI_LATENCY_TIMER,
8948 tp->pci_lat_timer);
114342f2 8949 }
5f5c51e3 8950
ee6a99b5 8951 /* Make sure PCI-X relaxed ordering bit is clear. */
63c3a66f 8952 if (tg3_flag(tp, PCIX_MODE)) {
9974a356
MC		 8953 u16 pcix_cmd;
8954
8955 pci_read_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
8956 &pcix_cmd);
8957 pcix_cmd &= ~PCI_X_CMD_ERO;
8958 pci_write_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
8959 pcix_cmd);
8960 }
ee6a99b5 8961
63c3a66f 8962 if (tg3_flag(tp, 5780_CLASS)) {
ee6a99b5
MC		 8963
8964 /* Chip reset on 5780 will reset MSI enable bit,
8965 * so need to restore it.
8966 */
63c3a66f 8967 if (tg3_flag(tp, USING_MSI)) {
ee6a99b5
MC		 8968 u16 ctrl;
8969
8970 pci_read_config_word(tp->pdev,
8971 tp->msi_cap + PCI_MSI_FLAGS,
8972 &ctrl);
8973 pci_write_config_word(tp->pdev,
8974 tp->msi_cap + PCI_MSI_FLAGS,
8975 ctrl | PCI_MSI_FLAGS_ENABLE);
8976 val = tr32(MSGINT_MODE);
8977 tw32(MSGINT_MODE, val | MSGINT_MODE_ENABLE);
8978 }
8979 }
8980}
8981
f82995b6
NS		 8982static void tg3_override_clk(struct tg3 *tp)
8983{
8984 u32 val;
8985
8986 switch (tg3_asic_rev(tp)) {
8987 case ASIC_REV_5717:
8988 val = tr32(TG3_CPMU_CLCK_ORIDE_ENABLE);
8989 tw32(TG3_CPMU_CLCK_ORIDE_ENABLE, val |
8990 TG3_CPMU_MAC_ORIDE_ENABLE);
8991 break;
8992
8993 case ASIC_REV_5719:
8994 case ASIC_REV_5720:
8995 tw32(TG3_CPMU_CLCK_ORIDE, CPMU_CLCK_ORIDE_MAC_ORIDE_EN);
8996 break;
8997
8998 default:
8999 return;
9000 }
9001}
9002
9003static void tg3_restore_clk(struct tg3 *tp)
9004{
9005 u32 val;
9006
9007 switch (tg3_asic_rev(tp)) {
9008 case ASIC_REV_5717:
9009 val = tr32(TG3_CPMU_CLCK_ORIDE_ENABLE);
9010 tw32(TG3_CPMU_CLCK_ORIDE_ENABLE,
9011 val & ~TG3_CPMU_MAC_ORIDE_ENABLE);
9012 break;
9013
9014 case ASIC_REV_5719:
9015 case ASIC_REV_5720:
9016 val = tr32(TG3_CPMU_CLCK_ORIDE);
9017 tw32(TG3_CPMU_CLCK_ORIDE, val & ~CPMU_CLCK_ORIDE_MAC_ORIDE_EN);
9018 break;
9019
9020 default:
9021 return;
9022 }
9023}
9024
1da177e4
LT		 9025/* tp->lock is held. */
9026static int tg3_chip_reset(struct tg3 *tp)
932f19de
PS		 9027 __releases(tp->lock)
9028 __acquires(tp->lock)
1da177e4
LT		 9029{
9030 u32 val;
1ee582d8 9031 void (*write_op)(struct tg3 *, u32, u32);
4f125f42 9032 int i, err;
1da177e4 9033
8496e85c
RW		 9034 if (!pci_device_is_present(tp->pdev))
9035 return -ENODEV;
9036
f49639e6
DM		 9037 tg3_nvram_lock(tp);
9038
77b483f1
MC		 9039 tg3_ape_lock(tp, TG3_APE_LOCK_GRC);
9040
f49639e6
DM		 9041 /* No matching tg3_nvram_unlock() after this because
9042 * chip reset below will undo the nvram lock.
9043 */
9044 tp->nvram_lock_cnt = 0;
1da177e4 9045
ee6a99b5
MC		 9046 /* GRC_MISC_CFG core clock reset will clear the memory
9047 * enable bit in PCI register 4 and the MSI enable bit
9048 * on some chips, so we save relevant registers here.
9049 */
9050 tg3_save_pci_state(tp);
9051
4153577a 9052 if (tg3_asic_rev(tp) == ASIC_REV_5752 ||
63c3a66f 9053 tg3_flag(tp, 5755_PLUS))
d9ab5ad1
MC		 9054 tw32(GRC_FASTBOOT_PC, 0);
9055
1da177e4
LT		 9056 /*
9057 * We must avoid the readl() that normally takes place.
9058 * It locks machines, causes machine checks, and other
9059 * fun things. So, temporarily disable the 5701
9060 * hardware workaround, while we do the reset.
9061 */
1ee582d8
MC		 9062 write_op = tp->write32;
9063 if (write_op == tg3_write_flush_reg32)
9064 tp->write32 = tg3_write32;
1da177e4 9065
d18edcb2
MC		 9066 /* Prevent the irq handler from reading or writing PCI registers
9067 * during chip reset when the memory enable bit in the PCI command
9068 * register may be cleared. The chip does not generate interrupt
9069 * at this time, but the irq handler may still be called due to irq
9070 * sharing or irqpoll.
9071 */
63c3a66f 9072 tg3_flag_set(tp, CHIP_RESETTING);
f77a6a8e
MC		 9073 for (i = 0; i < tp->irq_cnt; i++) {
9074 struct tg3_napi *tnapi = &tp->napi[i];
9075 if (tnapi->hw_status) {
9076 tnapi->hw_status->status = 0;
9077 tnapi->hw_status->status_tag = 0;
9078 }
9079 tnapi->last_tag = 0;
9080 tnapi->last_irq_tag = 0;
b8fa2f3a 9081 }
d18edcb2 9082 smp_mb();
4f125f42 9083
932f19de
PS		 9084 tg3_full_unlock(tp);
9085
4f125f42
MC		 9086 for (i = 0; i < tp->irq_cnt; i++)
9087 synchronize_irq(tp->napi[i].irq_vec);
d18edcb2 9088
932f19de
PS		 9089 tg3_full_lock(tp, 0);
9090
4153577a 9091 if (tg3_asic_rev(tp) == ASIC_REV_57780) {
255ca311
MC		 9092 val = tr32(TG3_PCIE_LNKCTL) & ~TG3_PCIE_LNKCTL_L1_PLL_PD_EN;
9093 tw32(TG3_PCIE_LNKCTL, val | TG3_PCIE_LNKCTL_L1_PLL_PD_DIS);
9094 }
9095
1da177e4
LT		 9096 /* do the reset */
9097 val = GRC_MISC_CFG_CORECLK_RESET;
9098
63c3a66f 9099 if (tg3_flag(tp, PCI_EXPRESS)) {
88075d91 9100 /* Force PCIe 1.0a mode */
4153577a 9101 if (tg3_asic_rev(tp) != ASIC_REV_5785 &&
63c3a66f 9102 !tg3_flag(tp, 57765_PLUS) &&
88075d91
MC		 9103 tr32(TG3_PCIE_PHY_TSTCTL) ==
9104 (TG3_PCIE_PHY_TSTCTL_PCIE10 | TG3_PCIE_PHY_TSTCTL_PSCRAM))
9105 tw32(TG3_PCIE_PHY_TSTCTL, TG3_PCIE_PHY_TSTCTL_PSCRAM);
9106
4153577a 9107 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5750_A0) {
1da177e4
LT		 9108 tw32(GRC_MISC_CFG, (1 << 29));
9109 val |= (1 << 29);
9110 }
9111 }
9112
4153577a 9113 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
b5d3772c
MC		 9114 tw32(VCPU_STATUS, tr32(VCPU_STATUS) | VCPU_STATUS_DRV_RESET);
9115 tw32(GRC_VCPU_EXT_CTRL,
9116 tr32(GRC_VCPU_EXT_CTRL) & ~GRC_VCPU_EXT_CTRL_HALT_CPU);
9117 }
9118
f82995b6
NS		 9119 /* Set the clock to the highest frequency to avoid timeouts. With link
9120 * aware mode, the clock speed could be slow and bootcode does not
9121 * complete within the expected time. Override the clock to allow the
9122 * bootcode to finish sooner and then restore it.
9123 */
9124 tg3_override_clk(tp);
9125
f37500d3 9126 /* Manage gphy power for all CPMU absent PCIe devices. */
63c3a66f 9127 if (tg3_flag(tp, 5705_PLUS) && !tg3_flag(tp, CPMU_PRESENT))
1da177e4 9128 val |= GRC_MISC_CFG_KEEP_GPHY_POWER;
f37500d3 9129
1da177e4
LT		 9130 tw32(GRC_MISC_CFG, val);
9131
1ee582d8
MC		 9132 /* restore 5701 hardware bug workaround write method */
9133 tp->write32 = write_op;
1da177e4
LT		 9134
9135 /* Unfortunately, we have to delay before the PCI read back.
9136 * Some 575X chips even will not respond to a PCI cfg access
9137 * when the reset command is given to the chip.
9138 *
9139 * How do these hardware designers expect things to work
9140 * properly if the PCI write is posted for a long period
9141 * of time? It is always necessary to have some method by
9142 * which a register read back can occur to push the write
9143 * out which does the reset.
9144 *
9145 * For most tg3 variants the trick below was working.
9146 * Ho hum...
9147 */
9148 udelay(120);
9149
9150 /* Flush PCI posted writes. The normal MMIO registers
9151 * are inaccessible at this time so this is the only
9152 * way to make this reliably (actually, this is no longer
9153 * the case, see above). I tried to use indirect
9154 * register read/write but this upset some 5701 variants.
9155 */
9156 pci_read_config_dword(tp->pdev, PCI_COMMAND, &val);
9157
9158 udelay(120);
9159
0f49bfbd 9160 if (tg3_flag(tp, PCI_EXPRESS) && pci_is_pcie(tp->pdev)) {
e7126997
MC		 9161 u16 val16;
9162
4153577a 9163 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5750_A0) {
86449944 9164 int j;
1da177e4
LT		 9165 u32 cfg_val;
9166
9167 /* Wait for link training to complete. */
86449944 9168 for (j = 0; j < 5000; j++)
1da177e4
LT		 9169 udelay(100);
9170
9171 pci_read_config_dword(tp->pdev, 0xc4, &cfg_val);
9172 pci_write_config_dword(tp->pdev, 0xc4,
9173 cfg_val | (1 << 15));
9174 }
5e7dfd0f 9175
e7126997 9176 /* Clear the "no snoop" and "relaxed ordering" bits. */
0f49bfbd 9177 val16 = PCI_EXP_DEVCTL_RELAX_EN | PCI_EXP_DEVCTL_NOSNOOP_EN;
e7126997
MC		 9178 /*
9179 * Older PCIe devices only support the 128 byte
9180 * MPS setting. Enforce the restriction.
5e7dfd0f 9181 */
63c3a66f 9182 if (!tg3_flag(tp, CPMU_PRESENT))
0f49bfbd
JL		 9183 val16 |= PCI_EXP_DEVCTL_PAYLOAD;
9184 pcie_capability_clear_word(tp->pdev, PCI_EXP_DEVCTL, val16);
5e7dfd0f 9185
5e7dfd0f 9186 /* Clear error status */
0f49bfbd 9187 pcie_capability_write_word(tp->pdev, PCI_EXP_DEVSTA,
5e7dfd0f
MC		 9188 PCI_EXP_DEVSTA_CED |
9189 PCI_EXP_DEVSTA_NFED |
9190 PCI_EXP_DEVSTA_FED |
9191 PCI_EXP_DEVSTA_URD);
1da177e4
LT		 9192 }
9193
ee6a99b5 9194 tg3_restore_pci_state(tp);
1da177e4 9195
63c3a66f
JP		 9196 tg3_flag_clear(tp, CHIP_RESETTING);
9197 tg3_flag_clear(tp, ERROR_PROCESSED);
d18edcb2 9198
ee6a99b5 9199 val = 0;
63c3a66f 9200 if (tg3_flag(tp, 5780_CLASS))
4cf78e4f 9201 val = tr32(MEMARB_MODE);
ee6a99b5 9202 tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
1da177e4 9203
4153577a 9204 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5750_A3) {
1da177e4
LT		 9205 tg3_stop_fw(tp);
9206 tw32(0x5000, 0x400);
9207 }
9208
7e6c63f0
HM		 9209 if (tg3_flag(tp, IS_SSB_CORE)) {
9210 /*
9211 * BCM4785: In order to avoid repercussions from using
9212 * potentially defective internal ROM, stop the Rx RISC CPU,
9213 * which is not required.
9214 */
9215 tg3_stop_fw(tp);
9216 tg3_halt_cpu(tp, RX_CPU_BASE);
9217 }
9218
fb03a43f
NS		 9219 err = tg3_poll_fw(tp);
9220 if (err)
9221 return err;
9222
1da177e4
LT		 9223 tw32(GRC_MODE, tp->grc_mode);
9224
4153577a 9225 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5705_A0) {
ab0049b4 9226 val = tr32(0xc4);
1da177e4
LT		 9227
9228 tw32(0xc4, val | (1 << 15));
9229 }
9230
9231 if ((tp->nic_sram_data_cfg & NIC_SRAM_DATA_CFG_MINI_PCI) != 0 &&
4153577a 9232 tg3_asic_rev(tp) == ASIC_REV_5705) {
1da177e4 9233 tp->pci_clock_ctrl |= CLOCK_CTRL_CLKRUN_OENABLE;
4153577a 9234 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5705_A0)
1da177e4
LT		 9235 tp->pci_clock_ctrl |= CLOCK_CTRL_FORCE_CLKRUN;
9236 tw32(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
9237 }
9238
f07e9af3 9239 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
9e975cc2 9240 tp->mac_mode = MAC_MODE_PORT_MODE_TBI;
d2394e6b 9241 val = tp->mac_mode;
f07e9af3 9242 } else if (tp->phy_flags & TG3_PHYFLG_MII_SERDES) {
9e975cc2 9243 tp->mac_mode = MAC_MODE_PORT_MODE_GMII;
d2394e6b 9244 val = tp->mac_mode;
1da177e4 9245 } else
d2394e6b
MC		 9246 val = 0;
9247
9248 tw32_f(MAC_MODE, val);
1da177e4
LT		 9249 udelay(40);
9250
77b483f1
MC		 9251 tg3_ape_unlock(tp, TG3_APE_LOCK_GRC);
9252
0a9140cf
MC		 9253 tg3_mdio_start(tp);
9254
63c3a66f 9255 if (tg3_flag(tp, PCI_EXPRESS) &&
4153577a
JP		 9256 tg3_chip_rev_id(tp) != CHIPREV_ID_5750_A0 &&
9257 tg3_asic_rev(tp) != ASIC_REV_5785 &&
63c3a66f 9258 !tg3_flag(tp, 57765_PLUS)) {
ab0049b4 9259 val = tr32(0x7c00);
1da177e4
LT		 9260
9261 tw32(0x7c00, val | (1 << 25));
9262 }
9263
f82995b6 9264 tg3_restore_clk(tp);
d78b59f5 9265
1da177e4 9266 /* Reprobe ASF enable state. */
63c3a66f 9267 tg3_flag_clear(tp, ENABLE_ASF);
942d1af0
NS		 9268 tp->phy_flags &= ~(TG3_PHYFLG_1G_ON_VAUX_OK |
9269 TG3_PHYFLG_KEEP_LINK_ON_PWRDN);
9270
63c3a66f 9271 tg3_flag_clear(tp, ASF_NEW_HANDSHAKE);
1da177e4
LT		 9272 tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &val);
9273 if (val == NIC_SRAM_DATA_SIG_MAGIC) {
9274 u32 nic_cfg;
9275
9276 tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &nic_cfg);
9277 if (nic_cfg & NIC_SRAM_DATA_CFG_ASF_ENABLE) {
63c3a66f 9278 tg3_flag_set(tp, ENABLE_ASF);
4ba526ce 9279 tp->last_event_jiffies = jiffies;
63c3a66f
JP		 9280 if (tg3_flag(tp, 5750_PLUS))
9281 tg3_flag_set(tp, ASF_NEW_HANDSHAKE);
942d1af0
NS		 9282
9283 tg3_read_mem(tp, NIC_SRAM_DATA_CFG_3, &nic_cfg);
9284 if (nic_cfg & NIC_SRAM_1G_ON_VAUX_OK)
9285 tp->phy_flags |= TG3_PHYFLG_1G_ON_VAUX_OK;
9286 if (nic_cfg & NIC_SRAM_LNK_FLAP_AVOID)
9287 tp->phy_flags |= TG3_PHYFLG_KEEP_LINK_ON_PWRDN;
1da177e4
LT		 9288 }
9289 }
9290
9291 return 0;
9292}
9293
65ec698d
MC		 9294static void tg3_get_nstats(struct tg3 *, struct rtnl_link_stats64 *);
9295static void tg3_get_estats(struct tg3 *, struct tg3_ethtool_stats *);
e565eec3 9296static void __tg3_set_rx_mode(struct net_device *);
92feeabf 9297
1da177e4 9298/* tp->lock is held. */
953c96e0 9299static int tg3_halt(struct tg3 *tp, int kind, bool silent)
1da177e4
LT		 9300{
9301 int err;
9302
9303 tg3_stop_fw(tp);
9304
944d980e 9305 tg3_write_sig_pre_reset(tp, kind);
1da177e4 9306
b3b7d6be 9307 tg3_abort_hw(tp, silent);
1da177e4
LT		 9308 err = tg3_chip_reset(tp);
9309
953c96e0 9310 __tg3_set_mac_addr(tp, false);
daba2a63 9311
944d980e
MC		 9312 tg3_write_sig_legacy(tp, kind);
9313 tg3_write_sig_post_reset(tp, kind);
1da177e4 9314
92feeabf
MC		 9315 if (tp->hw_stats) {
9316 /* Save the stats across chip resets... */
b4017c53 9317 tg3_get_nstats(tp, &tp->net_stats_prev);
92feeabf
MC		 9318 tg3_get_estats(tp, &tp->estats_prev);
9319
9320 /* And make sure the next sample is new data */
9321 memset(tp->hw_stats, 0, sizeof(struct tg3_hw_stats));
9322 }
9323
4bc814ab 9324 return err;
1da177e4
LT		 9325}
9326
1da177e4
LT		 9327static int tg3_set_mac_addr(struct net_device *dev, void *p)
9328{
9329 struct tg3 *tp = netdev_priv(dev);
9330 struct sockaddr *addr = p;
953c96e0
JP		 9331 int err = 0;
9332 bool skip_mac_1 = false;
1da177e4 9333
f9804ddb 9334 if (!is_valid_ether_addr(addr->sa_data))
504f9b5a 9335 return -EADDRNOTAVAIL;
f9804ddb 9336
1da177e4
LT		 9337 memcpy(dev->dev_addr, addr->sa_data, dev->addr_len);
9338
e75f7c90
MC		 9339 if (!netif_running(dev))
9340 return 0;
9341
63c3a66f 9342 if (tg3_flag(tp, ENABLE_ASF)) {
986e0aeb 9343 u32 addr0_high, addr0_low, addr1_high, addr1_low;
58712ef9 9344
986e0aeb
MC		 9345 addr0_high = tr32(MAC_ADDR_0_HIGH);
9346 addr0_low = tr32(MAC_ADDR_0_LOW);
9347 addr1_high = tr32(MAC_ADDR_1_HIGH);
9348 addr1_low = tr32(MAC_ADDR_1_LOW);
9349
9350 /* Skip MAC addr 1 if ASF is using it. */
9351 if ((addr0_high != addr1_high || addr0_low != addr1_low) &&
9352 !(addr1_high == 0 && addr1_low == 0))
953c96e0 9353 skip_mac_1 = true;
58712ef9 9354 }
986e0aeb
MC		 9355 spin_lock_bh(&tp->lock);
9356 __tg3_set_mac_addr(tp, skip_mac_1);
e565eec3 9357 __tg3_set_rx_mode(dev);
986e0aeb 9358 spin_unlock_bh(&tp->lock);
1da177e4 9359
b9ec6c1b 9360 return err;
1da177e4
LT		 9361}
9362
9363/* tp->lock is held. */
9364static void tg3_set_bdinfo(struct tg3 *tp, u32 bdinfo_addr,
9365 dma_addr_t mapping, u32 maxlen_flags,
9366 u32 nic_addr)
9367{
9368 tg3_write_mem(tp,
9369 (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH),
9370 ((u64) mapping >> 32));
9371 tg3_write_mem(tp,
9372 (bdinfo_addr + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW),
9373 ((u64) mapping & 0xffffffff));
9374 tg3_write_mem(tp,
9375 (bdinfo_addr + TG3_BDINFO_MAXLEN_FLAGS),
9376 maxlen_flags);
9377
63c3a66f 9378 if (!tg3_flag(tp, 5705_PLUS))
1da177e4
LT		 9379 tg3_write_mem(tp,
9380 (bdinfo_addr + TG3_BDINFO_NIC_ADDR),
9381 nic_addr);
9382}
9383
a489b6d9
MC		 9384
9385static void tg3_coal_tx_init(struct tg3 *tp, struct ethtool_coalesce *ec)
15f9850d 9386{
a489b6d9 9387 int i = 0;
b6080e12 9388
63c3a66f 9389 if (!tg3_flag(tp, ENABLE_TSS)) {
b6080e12
MC		 9390 tw32(HOSTCC_TXCOL_TICKS, ec->tx_coalesce_usecs);
9391 tw32(HOSTCC_TXMAX_FRAMES, ec->tx_max_coalesced_frames);
9392 tw32(HOSTCC_TXCOAL_MAXF_INT, ec->tx_max_coalesced_frames_irq);
b6080e12
MC		 9393 } else {
9394 tw32(HOSTCC_TXCOL_TICKS, 0);
9395 tw32(HOSTCC_TXMAX_FRAMES, 0);
9396 tw32(HOSTCC_TXCOAL_MAXF_INT, 0);
a489b6d9
MC		 9397
9398 for (; i < tp->txq_cnt; i++) {
9399 u32 reg;
9400
9401 reg = HOSTCC_TXCOL_TICKS_VEC1 + i * 0x18;
9402 tw32(reg, ec->tx_coalesce_usecs);
9403 reg = HOSTCC_TXMAX_FRAMES_VEC1 + i * 0x18;
9404 tw32(reg, ec->tx_max_coalesced_frames);
9405 reg = HOSTCC_TXCOAL_MAXF_INT_VEC1 + i * 0x18;
9406 tw32(reg, ec->tx_max_coalesced_frames_irq);
9407 }
19cfaecc 9408 }
b6080e12 9409
a489b6d9
MC		 9410 for (; i < tp->irq_max - 1; i++) {
9411 tw32(HOSTCC_TXCOL_TICKS_VEC1 + i * 0x18, 0);
9412 tw32(HOSTCC_TXMAX_FRAMES_VEC1 + i * 0x18, 0);
9413 tw32(HOSTCC_TXCOAL_MAXF_INT_VEC1 + i * 0x18, 0);
9414 }
9415}
9416
9417static void tg3_coal_rx_init(struct tg3 *tp, struct ethtool_coalesce *ec)
9418{
9419 int i = 0;
9420 u32 limit = tp->rxq_cnt;
9421
63c3a66f 9422 if (!tg3_flag(tp, ENABLE_RSS)) {
19cfaecc
MC		 9423 tw32(HOSTCC_RXCOL_TICKS, ec->rx_coalesce_usecs);
9424 tw32(HOSTCC_RXMAX_FRAMES, ec->rx_max_coalesced_frames);
9425 tw32(HOSTCC_RXCOAL_MAXF_INT, ec->rx_max_coalesced_frames_irq);
a489b6d9 9426 limit--;
19cfaecc 9427 } else {
b6080e12
MC		 9428 tw32(HOSTCC_RXCOL_TICKS, 0);
9429 tw32(HOSTCC_RXMAX_FRAMES, 0);
9430 tw32(HOSTCC_RXCOAL_MAXF_INT, 0);
15f9850d 9431 }
b6080e12 9432
a489b6d9 9433 for (; i < limit; i++) {
b6080e12
MC		 9434 u32 reg;
9435
9436 reg = HOSTCC_RXCOL_TICKS_VEC1 + i * 0x18;
9437 tw32(reg, ec->rx_coalesce_usecs);
b6080e12
MC		 9438 reg = HOSTCC_RXMAX_FRAMES_VEC1 + i * 0x18;
9439 tw32(reg, ec->rx_max_coalesced_frames);
b6080e12
MC		 9440 reg = HOSTCC_RXCOAL_MAXF_INT_VEC1 + i * 0x18;
9441 tw32(reg, ec->rx_max_coalesced_frames_irq);
b6080e12
MC		 9442 }
9443
9444 for (; i < tp->irq_max - 1; i++) {
9445 tw32(HOSTCC_RXCOL_TICKS_VEC1 + i * 0x18, 0);
b6080e12 9446 tw32(HOSTCC_RXMAX_FRAMES_VEC1 + i * 0x18, 0);
b6080e12 9447 tw32(HOSTCC_RXCOAL_MAXF_INT_VEC1 + i * 0x18, 0);
a489b6d9
MC		 9448 }
9449}
19cfaecc 9450
a489b6d9
MC		 9451static void __tg3_set_coalesce(struct tg3 *tp, struct ethtool_coalesce *ec)
9452{
9453 tg3_coal_tx_init(tp, ec);
9454 tg3_coal_rx_init(tp, ec);
9455
9456 if (!tg3_flag(tp, 5705_PLUS)) {
9457 u32 val = ec->stats_block_coalesce_usecs;
9458
9459 tw32(HOSTCC_RXCOAL_TICK_INT, ec->rx_coalesce_usecs_irq);
9460 tw32(HOSTCC_TXCOAL_TICK_INT, ec->tx_coalesce_usecs_irq);
9461
f4a46d1f 9462 if (!tp->link_up)
a489b6d9
MC		 9463 val = 0;
9464
9465 tw32(HOSTCC_STAT_COAL_TICKS, val);
b6080e12 9466 }
15f9850d 9467}
1da177e4 9468
328947ff
NS		 9469/* tp->lock is held. */
9470static void tg3_tx_rcbs_disable(struct tg3 *tp)
9471{
9472 u32 txrcb, limit;
9473
9474 /* Disable all transmit rings but the first. */
9475 if (!tg3_flag(tp, 5705_PLUS))
9476 limit = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE * 16;
9477 else if (tg3_flag(tp, 5717_PLUS))
9478 limit = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE * 4;
9479 else if (tg3_flag(tp, 57765_CLASS) ||
9480 tg3_asic_rev(tp) == ASIC_REV_5762)
9481 limit = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE * 2;
9482 else
9483 limit = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE;
9484
9485 for (txrcb = NIC_SRAM_SEND_RCB + TG3_BDINFO_SIZE;
9486 txrcb < limit; txrcb += TG3_BDINFO_SIZE)
9487 tg3_write_mem(tp, txrcb + TG3_BDINFO_MAXLEN_FLAGS,
9488 BDINFO_FLAGS_DISABLED);
9489}
9490
32ba19ef
NS		 9491/* tp->lock is held. */
9492static void tg3_tx_rcbs_init(struct tg3 *tp)
9493{
9494 int i = 0;
9495 u32 txrcb = NIC_SRAM_SEND_RCB;
9496
9497 if (tg3_flag(tp, ENABLE_TSS))
9498 i++;
9499
9500 for (; i < tp->irq_max; i++, txrcb += TG3_BDINFO_SIZE) {
9501 struct tg3_napi *tnapi = &tp->napi[i];
9502
9503 if (!tnapi->tx_ring)
9504 continue;
9505
9506 tg3_set_bdinfo(tp, txrcb, tnapi->tx_desc_mapping,
9507 (TG3_TX_RING_SIZE << BDINFO_FLAGS_MAXLEN_SHIFT),
9508 NIC_SRAM_TX_BUFFER_DESC);
9509 }
9510}
9511
328947ff
NS		 9512/* tp->lock is held. */
9513static void tg3_rx_ret_rcbs_disable(struct tg3 *tp)
9514{
9515 u32 rxrcb, limit;
9516
9517 /* Disable all receive return rings but the first. */
9518 if (tg3_flag(tp, 5717_PLUS))
9519 limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE * 17;
9520 else if (!tg3_flag(tp, 5705_PLUS))
9521 limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE * 16;
9522 else if (tg3_asic_rev(tp) == ASIC_REV_5755 ||
9523 tg3_asic_rev(tp) == ASIC_REV_5762 ||
9524 tg3_flag(tp, 57765_CLASS))
9525 limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE * 4;
9526 else
9527 limit = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE;
9528
9529 for (rxrcb = NIC_SRAM_RCV_RET_RCB + TG3_BDINFO_SIZE;
9530 rxrcb < limit; rxrcb += TG3_BDINFO_SIZE)
9531 tg3_write_mem(tp, rxrcb + TG3_BDINFO_MAXLEN_FLAGS,
9532 BDINFO_FLAGS_DISABLED);
9533}
9534
32ba19ef
NS		 9535/* tp->lock is held. */
9536static void tg3_rx_ret_rcbs_init(struct tg3 *tp)
9537{
9538 int i = 0;
9539 u32 rxrcb = NIC_SRAM_RCV_RET_RCB;
9540
9541 if (tg3_flag(tp, ENABLE_RSS))
9542 i++;
9543
9544 for (; i < tp->irq_max; i++, rxrcb += TG3_BDINFO_SIZE) {
9545 struct tg3_napi *tnapi = &tp->napi[i];
9546
9547 if (!tnapi->rx_rcb)
9548 continue;
9549
9550 tg3_set_bdinfo(tp, rxrcb, tnapi->rx_rcb_mapping,
9551 (tp->rx_ret_ring_mask + 1) <<
9552 BDINFO_FLAGS_MAXLEN_SHIFT, 0);
9553 }
9554}
9555
2d31ecaf
MC		 9556/* tp->lock is held. */
9557static void tg3_rings_reset(struct tg3 *tp)
9558{
9559 int i;
328947ff 9560 u32 stblk;
2d31ecaf
MC		 9561 struct tg3_napi *tnapi = &tp->napi[0];
9562
328947ff 9563 tg3_tx_rcbs_disable(tp);
2d31ecaf 9564
328947ff 9565 tg3_rx_ret_rcbs_disable(tp);
2d31ecaf
MC		 9566
9567 /* Disable interrupts */
9568 tw32_mailbox_f(tp->napi[0].int_mbox, 1);
0e6cf6a9
MC		 9569 tp->napi[0].chk_msi_cnt = 0;
9570 tp->napi[0].last_rx_cons = 0;
9571 tp->napi[0].last_tx_cons = 0;
2d31ecaf
MC		 9572
9573 /* Zero mailbox registers. */
63c3a66f 9574 if (tg3_flag(tp, SUPPORT_MSIX)) {
6fd45cb8 9575 for (i = 1; i < tp->irq_max; i++) {
f77a6a8e
MC		 9576 tp->napi[i].tx_prod = 0;
9577 tp->napi[i].tx_cons = 0;
63c3a66f 9578 if (tg3_flag(tp, ENABLE_TSS))
c2353a32 9579 tw32_mailbox(tp->napi[i].prodmbox, 0);
f77a6a8e
MC		 9580 tw32_rx_mbox(tp->napi[i].consmbox, 0);
9581 tw32_mailbox_f(tp->napi[i].int_mbox, 1);
7f230735 9582 tp->napi[i].chk_msi_cnt = 0;
0e6cf6a9
MC		 9583 tp->napi[i].last_rx_cons = 0;
9584 tp->napi[i].last_tx_cons = 0;
f77a6a8e 9585 }
63c3a66f 9586 if (!tg3_flag(tp, ENABLE_TSS))
c2353a32 9587 tw32_mailbox(tp->napi[0].prodmbox, 0);
f77a6a8e
MC		 9588 } else {
9589 tp->napi[0].tx_prod = 0;
9590 tp->napi[0].tx_cons = 0;
9591 tw32_mailbox(tp->napi[0].prodmbox, 0);
9592 tw32_rx_mbox(tp->napi[0].consmbox, 0);
9593 }
2d31ecaf
MC		 9594
9595 /* Make sure the NIC-based send BD rings are disabled. */
63c3a66f 9596 if (!tg3_flag(tp, 5705_PLUS)) {
2d31ecaf
MC		 9597 u32 mbox = MAILBOX_SNDNIC_PROD_IDX_0 + TG3_64BIT_REG_LOW;
9598 for (i = 0; i < 16; i++)
9599 tw32_tx_mbox(mbox + i * 8, 0);
9600 }
9601
2d31ecaf
MC		 9602 /* Clear status block in ram. */
9603 memset(tnapi->hw_status, 0, TG3_HW_STATUS_SIZE);
9604
9605 /* Set status block DMA address */
9606 tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
9607 ((u64) tnapi->status_mapping >> 32));
9608 tw32(HOSTCC_STATUS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
9609 ((u64) tnapi->status_mapping & 0xffffffff));
9610
f77a6a8e 9611 stblk = HOSTCC_STATBLCK_RING1;
2d31ecaf 9612
f77a6a8e
MC		 9613 for (i = 1, tnapi++; i < tp->irq_cnt; i++, tnapi++) {
9614 u64 mapping = (u64)tnapi->status_mapping;
9615 tw32(stblk + TG3_64BIT_REG_HIGH, mapping >> 32);
9616 tw32(stblk + TG3_64BIT_REG_LOW, mapping & 0xffffffff);
32ba19ef 9617 stblk += 8;
f77a6a8e
MC		 9618
9619 /* Clear status block in ram. */
9620 memset(tnapi->hw_status, 0, TG3_HW_STATUS_SIZE);
f77a6a8e 9621 }
32ba19ef
NS		 9622
9623 tg3_tx_rcbs_init(tp);
9624 tg3_rx_ret_rcbs_init(tp);
2d31ecaf
MC		 9625}
9626
eb07a940
MC		 9627static void tg3_setup_rxbd_thresholds(struct tg3 *tp)
9628{
9629 u32 val, bdcache_maxcnt, host_rep_thresh, nic_rep_thresh;
9630
63c3a66f
JP		 9631 if (!tg3_flag(tp, 5750_PLUS) ||
9632 tg3_flag(tp, 5780_CLASS) ||
4153577a
JP		 9633 tg3_asic_rev(tp) == ASIC_REV_5750 ||
9634 tg3_asic_rev(tp) == ASIC_REV_5752 ||
513aa6ea 9635 tg3_flag(tp, 57765_PLUS))
eb07a940 9636 bdcache_maxcnt = TG3_SRAM_RX_STD_BDCACHE_SIZE_5700;
4153577a
JP		 9637 else if (tg3_asic_rev(tp) == ASIC_REV_5755 ||
9638 tg3_asic_rev(tp) == ASIC_REV_5787)
eb07a940
MC		 9639 bdcache_maxcnt = TG3_SRAM_RX_STD_BDCACHE_SIZE_5755;
9640 else
9641 bdcache_maxcnt = TG3_SRAM_RX_STD_BDCACHE_SIZE_5906;
9642
9643 nic_rep_thresh = min(bdcache_maxcnt / 2, tp->rx_std_max_post);
9644 host_rep_thresh = max_t(u32, tp->rx_pending / 8, 1);
9645
9646 val = min(nic_rep_thresh, host_rep_thresh);
9647 tw32(RCVBDI_STD_THRESH, val);
9648
63c3a66f 9649 if (tg3_flag(tp, 57765_PLUS))
eb07a940
MC		 9650 tw32(STD_REPLENISH_LWM, bdcache_maxcnt);
9651
63c3a66f 9652 if (!tg3_flag(tp, JUMBO_CAPABLE) || tg3_flag(tp, 5780_CLASS))
eb07a940
MC		 9653 return;
9654
513aa6ea 9655 bdcache_maxcnt = TG3_SRAM_RX_JMB_BDCACHE_SIZE_5700;
eb07a940
MC		 9656
9657 host_rep_thresh = max_t(u32, tp->rx_jumbo_pending / 8, 1);
9658
9659 val = min(bdcache_maxcnt / 2, host_rep_thresh);
9660 tw32(RCVBDI_JUMBO_THRESH, val);
9661
63c3a66f 9662 if (tg3_flag(tp, 57765_PLUS))
eb07a940
MC		 9663 tw32(JMB_REPLENISH_LWM, bdcache_maxcnt);
9664}
9665
ccd5ba9d
MC		 9666static inline u32 calc_crc(unsigned char *buf, int len)
9667{
9668 u32 reg;
9669 u32 tmp;
9670 int j, k;
9671
9672 reg = 0xffffffff;
9673
9674 for (j = 0; j < len; j++) {
9675 reg ^= buf[j];
9676
9677 for (k = 0; k < 8; k++) {
9678 tmp = reg & 0x01;
9679
9680 reg >>= 1;
9681
9682 if (tmp)
9683 reg ^= 0xedb88320;
9684 }
9685 }
9686
9687 return ~reg;
9688}
9689
9690static void tg3_set_multi(struct tg3 *tp, unsigned int accept_all)
9691{
9692 /* accept or reject all multicast frames */
9693 tw32(MAC_HASH_REG_0, accept_all ? 0xffffffff : 0);
9694 tw32(MAC_HASH_REG_1, accept_all ? 0xffffffff : 0);
9695 tw32(MAC_HASH_REG_2, accept_all ? 0xffffffff : 0);
9696 tw32(MAC_HASH_REG_3, accept_all ? 0xffffffff : 0);
9697}
9698
9699static void __tg3_set_rx_mode(struct net_device *dev)
9700{
9701 struct tg3 *tp = netdev_priv(dev);
9702 u32 rx_mode;
9703
9704 rx_mode = tp->rx_mode & ~(RX_MODE_PROMISC |
9705 RX_MODE_KEEP_VLAN_TAG);
9706
9707#if !defined(CONFIG_VLAN_8021Q) && !defined(CONFIG_VLAN_8021Q_MODULE)
9708 /* When ASF is in use, we always keep the RX_MODE_KEEP_VLAN_TAG
9709 * flag clear.
9710 */
9711 if (!tg3_flag(tp, ENABLE_ASF))
9712 rx_mode |= RX_MODE_KEEP_VLAN_TAG;
9713#endif
9714
9715 if (dev->flags & IFF_PROMISC) {
9716 /* Promiscuous mode. */
9717 rx_mode |= RX_MODE_PROMISC;
9718 } else if (dev->flags & IFF_ALLMULTI) {
9719 /* Accept all multicast. */
9720 tg3_set_multi(tp, 1);
9721 } else if (netdev_mc_empty(dev)) {
9722 /* Reject all multicast. */
9723 tg3_set_multi(tp, 0);
9724 } else {
9725 /* Accept one or more multicast(s). */
9726 struct netdev_hw_addr *ha;
9727 u32 mc_filter[4] = { 0, };
9728 u32 regidx;
9729 u32 bit;
9730 u32 crc;
9731
9732 netdev_for_each_mc_addr(ha, dev) {
9733 crc = calc_crc(ha->addr, ETH_ALEN);
9734 bit = ~crc & 0x7f;
9735 regidx = (bit & 0x60) >> 5;
9736 bit &= 0x1f;
9737 mc_filter[regidx] |= (1 << bit);
9738 }
9739
9740 tw32(MAC_HASH_REG_0, mc_filter[0]);
9741 tw32(MAC_HASH_REG_1, mc_filter[1]);
9742 tw32(MAC_HASH_REG_2, mc_filter[2]);
9743 tw32(MAC_HASH_REG_3, mc_filter[3]);
9744 }
9745
e565eec3
MC		 9746 if (netdev_uc_count(dev) > TG3_MAX_UCAST_ADDR(tp)) {
9747 rx_mode |= RX_MODE_PROMISC;
9748 } else if (!(dev->flags & IFF_PROMISC)) {
9749 /* Add all entries into to the mac addr filter list */
9750 int i = 0;
9751 struct netdev_hw_addr *ha;
9752
9753 netdev_for_each_uc_addr(ha, dev) {
9754 __tg3_set_one_mac_addr(tp, ha->addr,
9755 i + TG3_UCAST_ADDR_IDX(tp));
9756 i++;
9757 }
9758 }
9759
ccd5ba9d
MC		 9760 if (rx_mode != tp->rx_mode) {
9761 tp->rx_mode = rx_mode;
9762 tw32_f(MAC_RX_MODE, rx_mode);
9763 udelay(10);
9764 }
9765}
9766
9102426a 9767static void tg3_rss_init_dflt_indir_tbl(struct tg3 *tp, u32 qcnt)
90415477
MC		 9768{
9769 int i;
9770
9771 for (i = 0; i < TG3_RSS_INDIR_TBL_SIZE; i++)
9102426a 9772 tp->rss_ind_tbl[i] = ethtool_rxfh_indir_default(i, qcnt);
90415477
MC		 9773}
9774
9775static void tg3_rss_check_indir_tbl(struct tg3 *tp)
bcebcc46
MC		 9776{
9777 int i;
9778
9779 if (!tg3_flag(tp, SUPPORT_MSIX))
9780 return;
9781
0b3ba055 9782 if (tp->rxq_cnt == 1) {
bcebcc46 9783 memset(&tp->rss_ind_tbl[0], 0, sizeof(tp->rss_ind_tbl));
90415477
MC		 9784 return;
9785 }
9786
9787 /* Validate table against current IRQ count */
9788 for (i = 0; i < TG3_RSS_INDIR_TBL_SIZE; i++) {
0b3ba055 9789 if (tp->rss_ind_tbl[i] >= tp->rxq_cnt)
90415477
MC		 9790 break;
9791 }
9792
9793 if (i != TG3_RSS_INDIR_TBL_SIZE)
9102426a 9794 tg3_rss_init_dflt_indir_tbl(tp, tp->rxq_cnt);
bcebcc46
MC		 9795}
9796
90415477 9797static void tg3_rss_write_indir_tbl(struct tg3 *tp)
bcebcc46
MC		 9798{
9799 int i = 0;
9800 u32 reg = MAC_RSS_INDIR_TBL_0;
9801
9802 while (i < TG3_RSS_INDIR_TBL_SIZE) {
9803 u32 val = tp->rss_ind_tbl[i];
9804 i++;
9805 for (; i % 8; i++) {
9806 val <<= 4;
9807 val |= tp->rss_ind_tbl[i];
9808 }
9809 tw32(reg, val);
9810 reg += 4;
9811 }
9812}
9813
9bc297ea
NS		 9814static inline u32 tg3_lso_rd_dma_workaround_bit(struct tg3 *tp)
9815{
9816 if (tg3_asic_rev(tp) == ASIC_REV_5719)
9817 return TG3_LSO_RD_DMA_TX_LENGTH_WA_5719;
9818 else
9819 return TG3_LSO_RD_DMA_TX_LENGTH_WA_5720;
9820}
9821
1da177e4 9822/* tp->lock is held. */
953c96e0 9823static int tg3_reset_hw(struct tg3 *tp, bool reset_phy)
1da177e4
LT		 9824{
9825 u32 val, rdmac_mode;
9826 int i, err, limit;
8fea32b9 9827 struct tg3_rx_prodring_set *tpr = &tp->napi[0].prodring;
1da177e4
LT		 9828
9829 tg3_disable_ints(tp);
9830
9831 tg3_stop_fw(tp);
9832
9833 tg3_write_sig_pre_reset(tp, RESET_KIND_INIT);
9834
63c3a66f 9835 if (tg3_flag(tp, INIT_COMPLETE))
e6de8ad1 9836 tg3_abort_hw(tp, 1);
1da177e4 9837
fdad8de4
NS		 9838 if ((tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN) &&
9839 !(tp->phy_flags & TG3_PHYFLG_USER_CONFIGURED)) {
9840 tg3_phy_pull_config(tp);
400dfbaa 9841 tg3_eee_pull_config(tp, NULL);
fdad8de4
NS		 9842 tp->phy_flags |= TG3_PHYFLG_USER_CONFIGURED;
9843 }
9844
400dfbaa
NS		 9845 /* Enable MAC control of LPI */
9846 if (tp->phy_flags & TG3_PHYFLG_EEE_CAP)
9847 tg3_setup_eee(tp);
9848
603f1173 9849 if (reset_phy)
d4d2c558
MC		 9850 tg3_phy_reset(tp);
9851
1da177e4
LT		 9852 err = tg3_chip_reset(tp);
9853 if (err)
9854 return err;
9855
9856 tg3_write_sig_legacy(tp, RESET_KIND_INIT);
9857
4153577a 9858 if (tg3_chip_rev(tp) == CHIPREV_5784_AX) {
d30cdd28
MC		 9859 val = tr32(TG3_CPMU_CTRL);
9860 val &= ~(CPMU_CTRL_LINK_AWARE_MODE | CPMU_CTRL_LINK_IDLE_MODE);
9861 tw32(TG3_CPMU_CTRL, val);
9acb961e
MC		 9862
9863 val = tr32(TG3_CPMU_LSPD_10MB_CLK);
9864 val &= ~CPMU_LSPD_10MB_MACCLK_MASK;
9865 val |= CPMU_LSPD_10MB_MACCLK_6_25;
9866 tw32(TG3_CPMU_LSPD_10MB_CLK, val);
9867
9868 val = tr32(TG3_CPMU_LNK_AWARE_PWRMD);
9869 val &= ~CPMU_LNK_AWARE_MACCLK_MASK;
9870 val |= CPMU_LNK_AWARE_MACCLK_6_25;
9871 tw32(TG3_CPMU_LNK_AWARE_PWRMD, val);
9872
9873 val = tr32(TG3_CPMU_HST_ACC);
9874 val &= ~CPMU_HST_ACC_MACCLK_MASK;
9875 val |= CPMU_HST_ACC_MACCLK_6_25;
9876 tw32(TG3_CPMU_HST_ACC, val);
d30cdd28
MC		 9877 }
9878
4153577a 9879 if (tg3_asic_rev(tp) == ASIC_REV_57780) {
33466d93
MC		 9880 val = tr32(PCIE_PWR_MGMT_THRESH) & ~PCIE_PWR_MGMT_L1_THRESH_MSK;
9881 val |= PCIE_PWR_MGMT_EXT_ASPM_TMR_EN |
9882 PCIE_PWR_MGMT_L1_THRESH_4MS;
9883 tw32(PCIE_PWR_MGMT_THRESH, val);
521e6b90
MC		 9884
9885 val = tr32(TG3_PCIE_EIDLE_DELAY) & ~TG3_PCIE_EIDLE_DELAY_MASK;
9886 tw32(TG3_PCIE_EIDLE_DELAY, val | TG3_PCIE_EIDLE_DELAY_13_CLKS);
9887
9888 tw32(TG3_CORR_ERR_STAT, TG3_CORR_ERR_STAT_CLEAR);
33466d93 9889
f40386c8
MC		 9890 val = tr32(TG3_PCIE_LNKCTL) & ~TG3_PCIE_LNKCTL_L1_PLL_PD_EN;
9891 tw32(TG3_PCIE_LNKCTL, val | TG3_PCIE_LNKCTL_L1_PLL_PD_DIS);
255ca311
MC		 9892 }
9893
63c3a66f 9894 if (tg3_flag(tp, L1PLLPD_EN)) {
614b0590
MC		 9895 u32 grc_mode = tr32(GRC_MODE);
9896
9897 /* Access the lower 1K of PL PCIE block registers. */
9898 val = grc_mode & ~GRC_MODE_PCIE_PORT_MASK;
9899 tw32(GRC_MODE, val | GRC_MODE_PCIE_PL_SEL);
9900
9901 val = tr32(TG3_PCIE_TLDLPL_PORT + TG3_PCIE_PL_LO_PHYCTL1);
9902 tw32(TG3_PCIE_TLDLPL_PORT + TG3_PCIE_PL_LO_PHYCTL1,
9903 val | TG3_PCIE_PL_LO_PHYCTL1_L1PLLPD_EN);
9904
9905 tw32(GRC_MODE, grc_mode);
9906 }
9907
55086ad9 9908 if (tg3_flag(tp, 57765_CLASS)) {
4153577a 9909 if (tg3_chip_rev_id(tp) == CHIPREV_ID_57765_A0) {
5093eedc 9910 u32 grc_mode = tr32(GRC_MODE);
cea46462 9911
5093eedc
MC		 9912 /* Access the lower 1K of PL PCIE block registers. */
9913 val = grc_mode & ~GRC_MODE_PCIE_PORT_MASK;
9914 tw32(GRC_MODE, val | GRC_MODE_PCIE_PL_SEL);
cea46462 9915
5093eedc
MC		 9916 val = tr32(TG3_PCIE_TLDLPL_PORT +
9917 TG3_PCIE_PL_LO_PHYCTL5);
9918 tw32(TG3_PCIE_TLDLPL_PORT + TG3_PCIE_PL_LO_PHYCTL5,
9919 val | TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ);
cea46462 9920
5093eedc
MC		 9921 tw32(GRC_MODE, grc_mode);
9922 }
a977dbe8 9923
4153577a 9924 if (tg3_chip_rev(tp) != CHIPREV_57765_AX) {
d3f677af
MC		 9925 u32 grc_mode;
9926
9927 /* Fix transmit hangs */
9928 val = tr32(TG3_CPMU_PADRNG_CTL);
9929 val |= TG3_CPMU_PADRNG_CTL_RDIV2;
9930 tw32(TG3_CPMU_PADRNG_CTL, val);
9931
9932 grc_mode = tr32(GRC_MODE);
1ff30a59
MC		 9933
9934 /* Access the lower 1K of DL PCIE block registers. */
9935 val = grc_mode & ~GRC_MODE_PCIE_PORT_MASK;
9936 tw32(GRC_MODE, val | GRC_MODE_PCIE_DL_SEL);
9937
9938 val = tr32(TG3_PCIE_TLDLPL_PORT +
9939 TG3_PCIE_DL_LO_FTSMAX);
9940 val &= ~TG3_PCIE_DL_LO_FTSMAX_MSK;
9941 tw32(TG3_PCIE_TLDLPL_PORT + TG3_PCIE_DL_LO_FTSMAX,
9942 val | TG3_PCIE_DL_LO_FTSMAX_VAL);
9943
9944 tw32(GRC_MODE, grc_mode);
9945 }
9946
a977dbe8
MC		 9947 val = tr32(TG3_CPMU_LSPD_10MB_CLK);
9948 val &= ~CPMU_LSPD_10MB_MACCLK_MASK;
9949 val |= CPMU_LSPD_10MB_MACCLK_6_25;
9950 tw32(TG3_CPMU_LSPD_10MB_CLK, val);
cea46462
MC		 9951 }
9952
1da177e4
LT		 9953 /* This works around an issue with Athlon chipsets on
9954 * B3 tigon3 silicon. This bit has no effect on any
9955 * other revision. But do not set this on PCI Express
795d01c5 9956 * chips and don't even touch the clocks if the CPMU is present.
1da177e4 9957 */
63c3a66f
JP		 9958 if (!tg3_flag(tp, CPMU_PRESENT)) {
9959 if (!tg3_flag(tp, PCI_EXPRESS))
795d01c5
MC		 9960 tp->pci_clock_ctrl |= CLOCK_CTRL_DELAY_PCI_GRANT;
9961 tw32_f(TG3PCI_CLOCK_CTRL, tp->pci_clock_ctrl);
9962 }
1da177e4 9963
4153577a 9964 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5704_A0 &&
63c3a66f 9965 tg3_flag(tp, PCIX_MODE)) {
1da177e4
LT		 9966 val = tr32(TG3PCI_PCISTATE);
9967 val |= PCISTATE_RETRY_SAME_DMA;
9968 tw32(TG3PCI_PCISTATE, val);
9969 }
9970
63c3a66f 9971 if (tg3_flag(tp, ENABLE_APE)) {
0d3031d9
MC		 9972 /* Allow reads and writes to the
9973 * APE register and memory space.
9974 */
9975 val = tr32(TG3PCI_PCISTATE);
9976 val |= PCISTATE_ALLOW_APE_CTLSPC_WR |
f92d9dc1
MC		 9977 PCISTATE_ALLOW_APE_SHMEM_WR |
9978 PCISTATE_ALLOW_APE_PSPACE_WR;
0d3031d9
MC		 9979 tw32(TG3PCI_PCISTATE, val);
9980 }
9981
4153577a 9982 if (tg3_chip_rev(tp) == CHIPREV_5704_BX) {
1da177e4
LT		 9983 /* Enable some hw fixes. */
9984 val = tr32(TG3PCI_MSI_DATA);
9985 val |= (1 << 26) | (1 << 28) | (1 << 29);
9986 tw32(TG3PCI_MSI_DATA, val);
9987 }
9988
9989 /* Descriptor ring init may make accesses to the
9990 * NIC SRAM area to setup the TX descriptors, so we
9991 * can only do this after the hardware has been
9992 * successfully reset.
9993 */
32d8c572
MC		 9994 err = tg3_init_rings(tp);
9995 if (err)
9996 return err;
1da177e4 9997
63c3a66f 9998 if (tg3_flag(tp, 57765_PLUS)) {
cbf9ca6c
MC		 9999 val = tr32(TG3PCI_DMA_RW_CTRL) &
10000 ~DMA_RWCTRL_DIS_CACHE_ALIGNMENT;
4153577a 10001 if (tg3_chip_rev_id(tp) == CHIPREV_ID_57765_A0)
1a319025 10002 val &= ~DMA_RWCTRL_CRDRDR_RDMA_MRRS_MSK;
55086ad9 10003 if (!tg3_flag(tp, 57765_CLASS) &&
4153577a
JP		 10004 tg3_asic_rev(tp) != ASIC_REV_5717 &&
10005 tg3_asic_rev(tp) != ASIC_REV_5762)
0aebff48 10006 val |= DMA_RWCTRL_TAGGED_STAT_WA;
cbf9ca6c 10007 tw32(TG3PCI_DMA_RW_CTRL, val | tp->dma_rwctrl);
4153577a
JP		 10008 } else if (tg3_asic_rev(tp) != ASIC_REV_5784 &&
10009 tg3_asic_rev(tp) != ASIC_REV_5761) {
d30cdd28
MC		 10010 /* This value is determined during the probe time DMA
10011 * engine test, tg3_test_dma.
10012 */
10013 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
10014 }
1da177e4
LT		 10015
10016 tp->grc_mode &= ~(GRC_MODE_HOST_SENDBDS |
10017 GRC_MODE_4X_NIC_SEND_RINGS |
10018 GRC_MODE_NO_TX_PHDR_CSUM |
10019 GRC_MODE_NO_RX_PHDR_CSUM);
10020 tp->grc_mode |= GRC_MODE_HOST_SENDBDS;
d2d746f8
MC		 10021
10022 /* Pseudo-header checksum is done by hardware logic and not
10023 * the offload processers, so make the chip do the pseudo-
10024 * header checksums on receive. For transmit it is more
10025 * convenient to do the pseudo-header checksum in software
10026 * as Linux does that on transmit for us in all cases.
10027 */
10028 tp->grc_mode |= GRC_MODE_NO_TX_PHDR_CSUM;
1da177e4 10029
fb4ce8ad
MC		 10030 val = GRC_MODE_IRQ_ON_MAC_ATTN | GRC_MODE_HOST_STACKUP;
10031 if (tp->rxptpctl)
10032 tw32(TG3_RX_PTP_CTL,
10033 tp->rxptpctl | TG3_RX_PTP_CTL_HWTS_INTERLOCK);
10034
10035 if (tg3_flag(tp, PTP_CAPABLE))
10036 val |= GRC_MODE_TIME_SYNC_ENABLE;
10037
10038 tw32(GRC_MODE, tp->grc_mode | val);
1da177e4
LT		 10039
10040 /* Setup the timer prescalar register. Clock is always 66Mhz. */
10041 val = tr32(GRC_MISC_CFG);
10042 val &= ~0xff;
10043 val |= (65 << GRC_MISC_CFG_PRESCALAR_SHIFT);
10044 tw32(GRC_MISC_CFG, val);
10045
10046 /* Initialize MBUF/DESC pool. */
63c3a66f 10047 if (tg3_flag(tp, 5750_PLUS)) {
1da177e4 10048 /* Do nothing. */
4153577a 10049 } else if (tg3_asic_rev(tp) != ASIC_REV_5705) {
1da177e4 10050 tw32(BUFMGR_MB_POOL_ADDR, NIC_SRAM_MBUF_POOL_BASE);
4153577a 10051 if (tg3_asic_rev(tp) == ASIC_REV_5704)
1da177e4
LT		 10052 tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE64);
10053 else
10054 tw32(BUFMGR_MB_POOL_SIZE, NIC_SRAM_MBUF_POOL_SIZE96);
10055 tw32(BUFMGR_DMA_DESC_POOL_ADDR, NIC_SRAM_DMA_DESC_POOL_BASE);
10056 tw32(BUFMGR_DMA_DESC_POOL_SIZE, NIC_SRAM_DMA_DESC_POOL_SIZE);
63c3a66f 10057 } else if (tg3_flag(tp, TSO_CAPABLE)) {
1da177e4
LT		 10058 int fw_len;
10059
077f849d 10060 fw_len = tp->fw_len;
1da177e4
LT		 10061 fw_len = (fw_len + (0x80 - 1)) & ~(0x80 - 1);
10062 tw32(BUFMGR_MB_POOL_ADDR,
10063 NIC_SRAM_MBUF_POOL_BASE5705 + fw_len);
10064 tw32(BUFMGR_MB_POOL_SIZE,
10065 NIC_SRAM_MBUF_POOL_SIZE5705 - fw_len - 0xa00);
10066 }
1da177e4 10067
0f893dc6 10068 if (tp->dev->mtu <= ETH_DATA_LEN) {
1da177e4
LT		 10069 tw32(BUFMGR_MB_RDMA_LOW_WATER,
10070 tp->bufmgr_config.mbuf_read_dma_low_water);
10071 tw32(BUFMGR_MB_MACRX_LOW_WATER,
10072 tp->bufmgr_config.mbuf_mac_rx_low_water);
10073 tw32(BUFMGR_MB_HIGH_WATER,
10074 tp->bufmgr_config.mbuf_high_water);
10075 } else {
10076 tw32(BUFMGR_MB_RDMA_LOW_WATER,
10077 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo);
10078 tw32(BUFMGR_MB_MACRX_LOW_WATER,
10079 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo);
10080 tw32(BUFMGR_MB_HIGH_WATER,
10081 tp->bufmgr_config.mbuf_high_water_jumbo);
10082 }
10083 tw32(BUFMGR_DMA_LOW_WATER,
10084 tp->bufmgr_config.dma_low_water);
10085 tw32(BUFMGR_DMA_HIGH_WATER,
10086 tp->bufmgr_config.dma_high_water);
10087
d309a46e 10088 val = BUFMGR_MODE_ENABLE | BUFMGR_MODE_ATTN_ENABLE;
4153577a 10089 if (tg3_asic_rev(tp) == ASIC_REV_5719)
d309a46e 10090 val |= BUFMGR_MODE_NO_TX_UNDERRUN;
4153577a 10091 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
94962f7f 10092 tg3_asic_rev(tp) == ASIC_REV_5762 ||
4153577a
JP		 10093 tg3_chip_rev_id(tp) == CHIPREV_ID_5719_A0 ||
10094 tg3_chip_rev_id(tp) == CHIPREV_ID_5720_A0)
4d958473 10095 val |= BUFMGR_MODE_MBLOW_ATTN_ENAB;
d309a46e 10096 tw32(BUFMGR_MODE, val);
1da177e4
LT		 10097 for (i = 0; i < 2000; i++) {
10098 if (tr32(BUFMGR_MODE) & BUFMGR_MODE_ENABLE)
10099 break;
10100 udelay(10);
10101 }
10102 if (i >= 2000) {
05dbe005 10103 netdev_err(tp->dev, "%s cannot enable BUFMGR\n", __func__);
1da177e4
LT		 10104 return -ENODEV;
10105 }
10106
4153577a 10107 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5906_A1)
eb07a940 10108 tw32(ISO_PKT_TX, (tr32(ISO_PKT_TX) & ~0x3) | 0x2);
b5d3772c 10109
eb07a940 10110 tg3_setup_rxbd_thresholds(tp);
1da177e4
LT		 10111
10112 /* Initialize TG3_BDINFO's at:
10113 * RCVDBDI_STD_BD: standard eth size rx ring
10114 * RCVDBDI_JUMBO_BD: jumbo frame rx ring
10115 * RCVDBDI_MINI_BD: small frame rx ring (??? does not work)
10116 *
10117 * like so:
10118 * TG3_BDINFO_HOST_ADDR: high/low parts of DMA address of ring
10119 * TG3_BDINFO_MAXLEN_FLAGS: (rx max buffer size << 16) |
10120 * ring attribute flags
10121 * TG3_BDINFO_NIC_ADDR: location of descriptors in nic SRAM
10122 *
10123 * Standard receive ring @ NIC_SRAM_RX_BUFFER_DESC, 512 entries.
10124 * Jumbo receive ring @ NIC_SRAM_RX_JUMBO_BUFFER_DESC, 256 entries.
10125 *
10126 * The size of each ring is fixed in the firmware, but the location is
10127 * configurable.
10128 */
10129 tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
21f581a5 10130 ((u64) tpr->rx_std_mapping >> 32));
1da177e4 10131 tw32(RCVDBDI_STD_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
21f581a5 10132 ((u64) tpr->rx_std_mapping & 0xffffffff));
63c3a66f 10133 if (!tg3_flag(tp, 5717_PLUS))
87668d35
MC		 10134 tw32(RCVDBDI_STD_BD + TG3_BDINFO_NIC_ADDR,
10135 NIC_SRAM_RX_BUFFER_DESC);
1da177e4 10136
fdb72b38 10137 /* Disable the mini ring */
63c3a66f 10138 if (!tg3_flag(tp, 5705_PLUS))
1da177e4
LT		 10139 tw32(RCVDBDI_MINI_BD + TG3_BDINFO_MAXLEN_FLAGS,
10140 BDINFO_FLAGS_DISABLED);
10141
fdb72b38
MC		 10142 /* Program the jumbo buffer descriptor ring control
10143 * blocks on those devices that have them.
10144 */
4153577a 10145 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5719_A0 ||
63c3a66f 10146 (tg3_flag(tp, JUMBO_CAPABLE) && !tg3_flag(tp, 5780_CLASS))) {
1da177e4 10147
63c3a66f 10148 if (tg3_flag(tp, JUMBO_RING_ENABLE)) {
1da177e4 10149 tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_HIGH,
21f581a5 10150 ((u64) tpr->rx_jmb_mapping >> 32));
1da177e4 10151 tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_HOST_ADDR + TG3_64BIT_REG_LOW,
21f581a5 10152 ((u64) tpr->rx_jmb_mapping & 0xffffffff));
de9f5230
MC		 10153 val = TG3_RX_JMB_RING_SIZE(tp) <<
10154 BDINFO_FLAGS_MAXLEN_SHIFT;
1da177e4 10155 tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
de9f5230 10156 val | BDINFO_FLAGS_USE_EXT_RECV);
63c3a66f 10157 if (!tg3_flag(tp, USE_JUMBO_BDFLAG) ||
c65a17f4 10158 tg3_flag(tp, 57765_CLASS) ||
4153577a 10159 tg3_asic_rev(tp) == ASIC_REV_5762)
87668d35
MC		 10160 tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_NIC_ADDR,
10161 NIC_SRAM_RX_JUMBO_BUFFER_DESC);
1da177e4
LT		 10162 } else {
10163 tw32(RCVDBDI_JUMBO_BD + TG3_BDINFO_MAXLEN_FLAGS,
10164 BDINFO_FLAGS_DISABLED);
10165 }
10166
63c3a66f 10167 if (tg3_flag(tp, 57765_PLUS)) {
fa6b2aae 10168 val = TG3_RX_STD_RING_SIZE(tp);
7cb32cf2
MC		 10169 val <<= BDINFO_FLAGS_MAXLEN_SHIFT;
10170 val |= (TG3_RX_STD_DMA_SZ << 2);
10171 } else
04380d40 10172 val = TG3_RX_STD_DMA_SZ << BDINFO_FLAGS_MAXLEN_SHIFT;
fdb72b38 10173 } else
de9f5230 10174 val = TG3_RX_STD_MAX_SIZE_5700 << BDINFO_FLAGS_MAXLEN_SHIFT;
fdb72b38
MC		 10175
10176 tw32(RCVDBDI_STD_BD + TG3_BDINFO_MAXLEN_FLAGS, val);
1da177e4 10177
411da640 10178 tpr->rx_std_prod_idx = tp->rx_pending;
66711e66 10179 tw32_rx_mbox(TG3_RX_STD_PROD_IDX_REG, tpr->rx_std_prod_idx);
1da177e4 10180
63c3a66f
JP		 10181 tpr->rx_jmb_prod_idx =
10182 tg3_flag(tp, JUMBO_RING_ENABLE) ? tp->rx_jumbo_pending : 0;
66711e66 10183 tw32_rx_mbox(TG3_RX_JMB_PROD_IDX_REG, tpr->rx_jmb_prod_idx);
1da177e4 10184
2d31ecaf
MC		 10185 tg3_rings_reset(tp);
10186
1da177e4 10187 /* Initialize MAC address and backoff seed. */
953c96e0 10188 __tg3_set_mac_addr(tp, false);
1da177e4
LT		 10189
10190 /* MTU + ethernet header + FCS + optional VLAN tag */
f7b493e0
MC		 10191 tw32(MAC_RX_MTU_SIZE,
10192 tp->dev->mtu + ETH_HLEN + ETH_FCS_LEN + VLAN_HLEN);
1da177e4
LT		 10193
10194 /* The slot time is changed by tg3_setup_phy if we
10195 * run at gigabit with half duplex.
10196 */
f2096f94
MC		 10197 val = (2 << TX_LENGTHS_IPG_CRS_SHIFT) |
10198 (6 << TX_LENGTHS_IPG_SHIFT) |
10199 (32 << TX_LENGTHS_SLOT_TIME_SHIFT);
10200
4153577a
JP		 10201 if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
10202 tg3_asic_rev(tp) == ASIC_REV_5762)
f2096f94
MC		 10203 val |= tr32(MAC_TX_LENGTHS) &
10204 (TX_LENGTHS_JMB_FRM_LEN_MSK |
10205 TX_LENGTHS_CNT_DWN_VAL_MSK);
10206
10207 tw32(MAC_TX_LENGTHS, val);
1da177e4
LT		 10208
10209 /* Receive rules. */
10210 tw32(MAC_RCV_RULE_CFG, RCV_RULE_CFG_DEFAULT_CLASS);
10211 tw32(RCVLPC_CONFIG, 0x0181);
10212
10213 /* Calculate RDMAC_MODE setting early, we need it to determine
10214 * the RCVLPC_STATE_ENABLE mask.
10215 */
10216 rdmac_mode = (RDMAC_MODE_ENABLE | RDMAC_MODE_TGTABORT_ENAB |
10217 RDMAC_MODE_MSTABORT_ENAB | RDMAC_MODE_PARITYERR_ENAB |
10218 RDMAC_MODE_ADDROFLOW_ENAB | RDMAC_MODE_FIFOOFLOW_ENAB |
10219 RDMAC_MODE_FIFOURUN_ENAB | RDMAC_MODE_FIFOOREAD_ENAB |
10220 RDMAC_MODE_LNGREAD_ENAB);
85e94ced 10221
4153577a 10222 if (tg3_asic_rev(tp) == ASIC_REV_5717)
0339e4e3
MC		 10223 rdmac_mode |= RDMAC_MODE_MULT_DMA_RD_DIS;
10224
4153577a
JP		 10225 if (tg3_asic_rev(tp) == ASIC_REV_5784 ||
10226 tg3_asic_rev(tp) == ASIC_REV_5785 ||
10227 tg3_asic_rev(tp) == ASIC_REV_57780)
d30cdd28
MC		 10228 rdmac_mode |= RDMAC_MODE_BD_SBD_CRPT_ENAB |
10229 RDMAC_MODE_MBUF_RBD_CRPT_ENAB |
10230 RDMAC_MODE_MBUF_SBD_CRPT_ENAB;
10231
4153577a
JP		 10232 if (tg3_asic_rev(tp) == ASIC_REV_5705 &&
10233 tg3_chip_rev_id(tp) != CHIPREV_ID_5705_A0) {
63c3a66f 10234 if (tg3_flag(tp, TSO_CAPABLE) &&
4153577a 10235 tg3_asic_rev(tp) == ASIC_REV_5705) {
1da177e4
LT		 10236 rdmac_mode |= RDMAC_MODE_FIFO_SIZE_128;
10237 } else if (!(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH) &&
63c3a66f 10238 !tg3_flag(tp, IS_5788)) {
1da177e4
LT		 10239 rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
10240 }
10241 }
10242
63c3a66f 10243 if (tg3_flag(tp, PCI_EXPRESS))
85e94ced
MC		 10244 rdmac_mode |= RDMAC_MODE_FIFO_LONG_BURST;
10245
4153577a 10246 if (tg3_asic_rev(tp) == ASIC_REV_57766) {
d3f677af
MC		 10247 tp->dma_limit = 0;
10248 if (tp->dev->mtu <= ETH_DATA_LEN) {
10249 rdmac_mode |= RDMAC_MODE_JMB_2K_MMRR;
10250 tp->dma_limit = TG3_TX_BD_DMA_MAX_2K;
10251 }
10252 }
10253
63c3a66f
JP		 10254 if (tg3_flag(tp, HW_TSO_1) ||
10255 tg3_flag(tp, HW_TSO_2) ||
10256 tg3_flag(tp, HW_TSO_3))
027455ad
MC		 10257 rdmac_mode |= RDMAC_MODE_IPV4_LSO_EN;
10258
108a6c16 10259 if (tg3_flag(tp, 57765_PLUS) ||
4153577a
JP		 10260 tg3_asic_rev(tp) == ASIC_REV_5785 ||
10261 tg3_asic_rev(tp) == ASIC_REV_57780)
027455ad 10262 rdmac_mode |= RDMAC_MODE_IPV6_LSO_EN;
1da177e4 10263
4153577a
JP		 10264 if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
10265 tg3_asic_rev(tp) == ASIC_REV_5762)
f2096f94
MC		 10266 rdmac_mode |= tr32(RDMAC_MODE) & RDMAC_MODE_H2BNC_VLAN_DET;
10267
4153577a
JP		 10268 if (tg3_asic_rev(tp) == ASIC_REV_5761 ||
10269 tg3_asic_rev(tp) == ASIC_REV_5784 ||
10270 tg3_asic_rev(tp) == ASIC_REV_5785 ||
10271 tg3_asic_rev(tp) == ASIC_REV_57780 ||
63c3a66f 10272 tg3_flag(tp, 57765_PLUS)) {
c65a17f4
MC		 10273 u32 tgtreg;
10274
4153577a 10275 if (tg3_asic_rev(tp) == ASIC_REV_5762)
c65a17f4
MC		 10276 tgtreg = TG3_RDMA_RSRVCTRL_REG2;
10277 else
10278 tgtreg = TG3_RDMA_RSRVCTRL_REG;
10279
10280 val = tr32(tgtreg);
4153577a
JP		 10281 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5719_A0 ||
10282 tg3_asic_rev(tp) == ASIC_REV_5762) {
b4495ed8
MC		 10283 val &= ~(TG3_RDMA_RSRVCTRL_TXMRGN_MASK |
10284 TG3_RDMA_RSRVCTRL_FIFO_LWM_MASK |
10285 TG3_RDMA_RSRVCTRL_FIFO_HWM_MASK);
10286 val |= TG3_RDMA_RSRVCTRL_TXMRGN_320B |
10287 TG3_RDMA_RSRVCTRL_FIFO_LWM_1_5K |
10288 TG3_RDMA_RSRVCTRL_FIFO_HWM_1_5K;
b75cc0e4 10289 }
c65a17f4 10290 tw32(tgtreg, val | TG3_RDMA_RSRVCTRL_FIFO_OFLW_FIX);
41a8a7ee
MC		 10291 }
10292
4153577a
JP		 10293 if (tg3_asic_rev(tp) == ASIC_REV_5719 ||
10294 tg3_asic_rev(tp) == ASIC_REV_5720 ||
10295 tg3_asic_rev(tp) == ASIC_REV_5762) {
c65a17f4
MC		 10296 u32 tgtreg;
10297
4153577a 10298 if (tg3_asic_rev(tp) == ASIC_REV_5762)
c65a17f4
MC		 10299 tgtreg = TG3_LSO_RD_DMA_CRPTEN_CTRL2;
10300 else
10301 tgtreg = TG3_LSO_RD_DMA_CRPTEN_CTRL;
10302
10303 val = tr32(tgtreg);
10304 tw32(tgtreg, val |
d309a46e
MC		 10305 TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_BD_4K |
10306 TG3_LSO_RD_DMA_CRPTEN_CTRL_BLEN_LSO_4K);
10307 }
10308
1da177e4 10309 /* Receive/send statistics. */
63c3a66f 10310 if (tg3_flag(tp, 5750_PLUS)) {
1661394e
MC		 10311 val = tr32(RCVLPC_STATS_ENABLE);
10312 val &= ~RCVLPC_STATSENAB_DACK_FIX;
10313 tw32(RCVLPC_STATS_ENABLE, val);
10314 } else if ((rdmac_mode & RDMAC_MODE_FIFO_SIZE_128) &&
63c3a66f 10315 tg3_flag(tp, TSO_CAPABLE)) {
1da177e4
LT		 10316 val = tr32(RCVLPC_STATS_ENABLE);
10317 val &= ~RCVLPC_STATSENAB_LNGBRST_RFIX;
10318 tw32(RCVLPC_STATS_ENABLE, val);
10319 } else {
10320 tw32(RCVLPC_STATS_ENABLE, 0xffffff);
10321 }
10322 tw32(RCVLPC_STATSCTRL, RCVLPC_STATSCTRL_ENABLE);
10323 tw32(SNDDATAI_STATSENAB, 0xffffff);
10324 tw32(SNDDATAI_STATSCTRL,
10325 (SNDDATAI_SCTRL_ENABLE |
10326 SNDDATAI_SCTRL_FASTUPD));
10327
10328 /* Setup host coalescing engine. */
10329 tw32(HOSTCC_MODE, 0);
10330 for (i = 0; i < 2000; i++) {
10331 if (!(tr32(HOSTCC_MODE) & HOSTCC_MODE_ENABLE))
10332 break;
10333 udelay(10);
10334 }
10335
d244c892 10336 __tg3_set_coalesce(tp, &tp->coal);
1da177e4 10337
63c3a66f 10338 if (!tg3_flag(tp, 5705_PLUS)) {
1da177e4
LT		 10339 /* Status/statistics block address. See tg3_timer,
10340 * the tg3_periodic_fetch_stats call there, and
10341 * tg3_get_stats to see how this works for 5705/5750 chips.
10342 */
1da177e4
LT		 10343 tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_HIGH,
10344 ((u64) tp->stats_mapping >> 32));
10345 tw32(HOSTCC_STATS_BLK_HOST_ADDR + TG3_64BIT_REG_LOW,
10346 ((u64) tp->stats_mapping & 0xffffffff));
10347 tw32(HOSTCC_STATS_BLK_NIC_ADDR, NIC_SRAM_STATS_BLK);
2d31ecaf 10348
1da177e4 10349 tw32(HOSTCC_STATUS_BLK_NIC_ADDR, NIC_SRAM_STATUS_BLK);
2d31ecaf
MC		 10350
10351 /* Clear statistics and status block memory areas */
10352 for (i = NIC_SRAM_STATS_BLK;
10353 i < NIC_SRAM_STATUS_BLK + TG3_HW_STATUS_SIZE;
10354 i += sizeof(u32)) {
10355 tg3_write_mem(tp, i, 0);
10356 udelay(40);
10357 }
1da177e4
LT		 10358 }
10359
10360 tw32(HOSTCC_MODE, HOSTCC_MODE_ENABLE | tp->coalesce_mode);
10361
10362 tw32(RCVCC_MODE, RCVCC_MODE_ENABLE | RCVCC_MODE_ATTN_ENABLE);
10363 tw32(RCVLPC_MODE, RCVLPC_MODE_ENABLE);
63c3a66f 10364 if (!tg3_flag(tp, 5705_PLUS))
1da177e4
LT		 10365 tw32(RCVLSC_MODE, RCVLSC_MODE_ENABLE | RCVLSC_MODE_ATTN_ENABLE);
10366
f07e9af3
MC		 10367 if (tp->phy_flags & TG3_PHYFLG_MII_SERDES) {
10368 tp->phy_flags &= ~TG3_PHYFLG_PARALLEL_DETECT;
c94e3941
MC		 10369 /* reset to prevent losing 1st rx packet intermittently */
10370 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
10371 udelay(10);
10372 }
10373
3bda1258 10374 tp->mac_mode |= MAC_MODE_TXSTAT_ENABLE | MAC_MODE_RXSTAT_ENABLE |
9e975cc2
MC		 10375 MAC_MODE_TDE_ENABLE | MAC_MODE_RDE_ENABLE |
10376 MAC_MODE_FHDE_ENABLE;
10377 if (tg3_flag(tp, ENABLE_APE))
10378 tp->mac_mode |= MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN;
63c3a66f 10379 if (!tg3_flag(tp, 5705_PLUS) &&
f07e9af3 10380 !(tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
4153577a 10381 tg3_asic_rev(tp) != ASIC_REV_5700)
e8f3f6ca 10382 tp->mac_mode |= MAC_MODE_LINK_POLARITY;
1da177e4
LT		 10383 tw32_f(MAC_MODE, tp->mac_mode | MAC_MODE_RXSTAT_CLEAR | MAC_MODE_TXSTAT_CLEAR);
10384 udelay(40);
10385
314fba34 10386 /* tp->grc_local_ctrl is partially set up during tg3_get_invariants().
63c3a66f 10387 * If TG3_FLAG_IS_NIC is zero, we should read the
314fba34
MC		 10388 * register to preserve the GPIO settings for LOMs. The GPIOs,
10389 * whether used as inputs or outputs, are set by boot code after
10390 * reset.
10391 */
63c3a66f 10392 if (!tg3_flag(tp, IS_NIC)) {
314fba34
MC		 10393 u32 gpio_mask;
10394
9d26e213
MC		 10395 gpio_mask = GRC_LCLCTRL_GPIO_OE0 | GRC_LCLCTRL_GPIO_OE1 |
10396 GRC_LCLCTRL_GPIO_OE2 | GRC_LCLCTRL_GPIO_OUTPUT0 |
10397 GRC_LCLCTRL_GPIO_OUTPUT1 | GRC_LCLCTRL_GPIO_OUTPUT2;
3e7d83bc 10398
4153577a 10399 if (tg3_asic_rev(tp) == ASIC_REV_5752)
3e7d83bc
MC		 10400 gpio_mask |= GRC_LCLCTRL_GPIO_OE3 |
10401 GRC_LCLCTRL_GPIO_OUTPUT3;
10402
4153577a 10403 if (tg3_asic_rev(tp) == ASIC_REV_5755)
af36e6b6
MC		 10404 gpio_mask |= GRC_LCLCTRL_GPIO_UART_SEL;
10405
aaf84465 10406 tp->grc_local_ctrl &= ~gpio_mask;
314fba34
MC		 10407 tp->grc_local_ctrl |= tr32(GRC_LOCAL_CTRL) & gpio_mask;
10408
10409 /* GPIO1 must be driven high for eeprom write protect */
63c3a66f 10410 if (tg3_flag(tp, EEPROM_WRITE_PROT))
9d26e213
MC		 10411 tp->grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
10412 GRC_LCLCTRL_GPIO_OUTPUT1);
314fba34 10413 }
1da177e4
LT		 10414 tw32_f(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
10415 udelay(100);
10416
c3b5003b 10417 if (tg3_flag(tp, USING_MSIX)) {
baf8a94a 10418 val = tr32(MSGINT_MODE);
c3b5003b
MC		 10419 val |= MSGINT_MODE_ENABLE;
10420 if (tp->irq_cnt > 1)
10421 val |= MSGINT_MODE_MULTIVEC_EN;
5b39de91
MC		 10422 if (!tg3_flag(tp, 1SHOT_MSI))
10423 val |= MSGINT_MODE_ONE_SHOT_DISABLE;
baf8a94a
MC		 10424 tw32(MSGINT_MODE, val);
10425 }
10426
63c3a66f 10427 if (!tg3_flag(tp, 5705_PLUS)) {
1da177e4
LT		 10428 tw32_f(DMAC_MODE, DMAC_MODE_ENABLE);
10429 udelay(40);
10430 }
10431
10432 val = (WDMAC_MODE_ENABLE | WDMAC_MODE_TGTABORT_ENAB |
10433 WDMAC_MODE_MSTABORT_ENAB | WDMAC_MODE_PARITYERR_ENAB |
10434 WDMAC_MODE_ADDROFLOW_ENAB | WDMAC_MODE_FIFOOFLOW_ENAB |
10435 WDMAC_MODE_FIFOURUN_ENAB | WDMAC_MODE_FIFOOREAD_ENAB |
10436 WDMAC_MODE_LNGREAD_ENAB);
10437
4153577a
JP		 10438 if (tg3_asic_rev(tp) == ASIC_REV_5705 &&
10439 tg3_chip_rev_id(tp) != CHIPREV_ID_5705_A0) {
63c3a66f 10440 if (tg3_flag(tp, TSO_CAPABLE) &&
4153577a
JP		 10441 (tg3_chip_rev_id(tp) == CHIPREV_ID_5705_A1 ||
10442 tg3_chip_rev_id(tp) == CHIPREV_ID_5705_A2)) {
1da177e4
LT		 10443 /* nothing */
10444 } else if (!(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH) &&
63c3a66f 10445 !tg3_flag(tp, IS_5788)) {
1da177e4
LT		 10446 val |= WDMAC_MODE_RX_ACCEL;
10447 }
10448 }
10449
d9ab5ad1 10450 /* Enable host coalescing bug fix */
63c3a66f 10451 if (tg3_flag(tp, 5755_PLUS))
f51f3562 10452 val |= WDMAC_MODE_STATUS_TAG_FIX;
d9ab5ad1 10453
4153577a 10454 if (tg3_asic_rev(tp) == ASIC_REV_5785)
788a035e
MC		 10455 val |= WDMAC_MODE_BURST_ALL_DATA;
10456
1da177e4
LT		 10457 tw32_f(WDMAC_MODE, val);
10458 udelay(40);
10459
63c3a66f 10460 if (tg3_flag(tp, PCIX_MODE)) {
9974a356
MC		 10461 u16 pcix_cmd;
10462
10463 pci_read_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
10464 &pcix_cmd);
4153577a 10465 if (tg3_asic_rev(tp) == ASIC_REV_5703) {
9974a356
MC		 10466 pcix_cmd &= ~PCI_X_CMD_MAX_READ;
10467 pcix_cmd |= PCI_X_CMD_READ_2K;
4153577a 10468 } else if (tg3_asic_rev(tp) == ASIC_REV_5704) {
9974a356
MC		 10469 pcix_cmd &= ~(PCI_X_CMD_MAX_SPLIT | PCI_X_CMD_MAX_READ);
10470 pcix_cmd |= PCI_X_CMD_READ_2K;
1da177e4 10471 }
9974a356
MC		 10472 pci_write_config_word(tp->pdev, tp->pcix_cap + PCI_X_CMD,
10473 pcix_cmd);
1da177e4
LT		 10474 }
10475
10476 tw32_f(RDMAC_MODE, rdmac_mode);
10477 udelay(40);
10478
9bc297ea
NS		 10479 if (tg3_asic_rev(tp) == ASIC_REV_5719 ||
10480 tg3_asic_rev(tp) == ASIC_REV_5720) {
091f0ea3
MC		 10481 for (i = 0; i < TG3_NUM_RDMA_CHANNELS; i++) {
10482 if (tr32(TG3_RDMA_LENGTH + (i << 2)) > TG3_MAX_MTU(tp))
10483 break;
10484 }
10485 if (i < TG3_NUM_RDMA_CHANNELS) {
10486 val = tr32(TG3_LSO_RD_DMA_CRPTEN_CTRL);
9bc297ea 10487 val |= tg3_lso_rd_dma_workaround_bit(tp);
091f0ea3 10488 tw32(TG3_LSO_RD_DMA_CRPTEN_CTRL, val);
9bc297ea 10489 tg3_flag_set(tp, 5719_5720_RDMA_BUG);
091f0ea3
MC		 10490 }
10491 }
10492
1da177e4 10493 tw32(RCVDCC_MODE, RCVDCC_MODE_ENABLE | RCVDCC_MODE_ATTN_ENABLE);
63c3a66f 10494 if (!tg3_flag(tp, 5705_PLUS))
1da177e4 10495 tw32(MBFREE_MODE, MBFREE_MODE_ENABLE);
9936bcf6 10496
4153577a 10497 if (tg3_asic_rev(tp) == ASIC_REV_5761)
9936bcf6
MC		 10498 tw32(SNDDATAC_MODE,
10499 SNDDATAC_MODE_ENABLE | SNDDATAC_MODE_CDELAY);
10500 else
10501 tw32(SNDDATAC_MODE, SNDDATAC_MODE_ENABLE);
10502
1da177e4
LT		 10503 tw32(SNDBDC_MODE, SNDBDC_MODE_ENABLE | SNDBDC_MODE_ATTN_ENABLE);
10504 tw32(RCVBDI_MODE, RCVBDI_MODE_ENABLE | RCVBDI_MODE_RCB_ATTN_ENAB);
7cb32cf2 10505 val = RCVDBDI_MODE_ENABLE | RCVDBDI_MODE_INV_RING_SZ;
63c3a66f 10506 if (tg3_flag(tp, LRG_PROD_RING_CAP))
7cb32cf2
MC		 10507 val |= RCVDBDI_MODE_LRG_RING_SZ;
10508 tw32(RCVDBDI_MODE, val);
1da177e4 10509 tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE);
63c3a66f
JP		 10510 if (tg3_flag(tp, HW_TSO_1) ||
10511 tg3_flag(tp, HW_TSO_2) ||
10512 tg3_flag(tp, HW_TSO_3))
1da177e4 10513 tw32(SNDDATAI_MODE, SNDDATAI_MODE_ENABLE | 0x8);
baf8a94a 10514 val = SNDBDI_MODE_ENABLE | SNDBDI_MODE_ATTN_ENABLE;
63c3a66f 10515 if (tg3_flag(tp, ENABLE_TSS))
baf8a94a
MC		 10516 val |= SNDBDI_MODE_MULTI_TXQ_EN;
10517 tw32(SNDBDI_MODE, val);
1da177e4
LT		 10518 tw32(SNDBDS_MODE, SNDBDS_MODE_ENABLE | SNDBDS_MODE_ATTN_ENABLE);
10519
4153577a 10520 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0) {
1da177e4
LT		 10521 err = tg3_load_5701_a0_firmware_fix(tp);
10522 if (err)
10523 return err;
10524 }
10525
c4dab506
NS		 10526 if (tg3_asic_rev(tp) == ASIC_REV_57766) {
10527 /* Ignore any errors for the firmware download. If download
10528 * fails, the device will operate with EEE disabled
10529 */
10530 tg3_load_57766_firmware(tp);
10531 }
10532
63c3a66f 10533 if (tg3_flag(tp, TSO_CAPABLE)) {
1da177e4
LT		 10534 err = tg3_load_tso_firmware(tp);
10535 if (err)
10536 return err;
10537 }
1da177e4
LT		 10538
10539 tp->tx_mode = TX_MODE_ENABLE;
f2096f94 10540
63c3a66f 10541 if (tg3_flag(tp, 5755_PLUS) ||
4153577a 10542 tg3_asic_rev(tp) == ASIC_REV_5906)
b1d05210 10543 tp->tx_mode |= TX_MODE_MBUF_LOCKUP_FIX;
f2096f94 10544
4153577a
JP		 10545 if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
10546 tg3_asic_rev(tp) == ASIC_REV_5762) {
f2096f94
MC		 10547 val = TX_MODE_JMB_FRM_LEN | TX_MODE_CNT_DN_MODE;
10548 tp->tx_mode &= ~val;
10549 tp->tx_mode |= tr32(MAC_TX_MODE) & val;
10550 }
10551
1da177e4
LT		 10552 tw32_f(MAC_TX_MODE, tp->tx_mode);
10553 udelay(100);
10554
63c3a66f 10555 if (tg3_flag(tp, ENABLE_RSS)) {
39648356
ED		 10556 u32 rss_key[10];
10557
bcebcc46 10558 tg3_rss_write_indir_tbl(tp);
baf8a94a 10559
39648356
ED		 10560 netdev_rss_key_fill(rss_key, 10 * sizeof(u32));
10561
10562 for (i = 0; i < 10 ; i++)
10563 tw32(MAC_RSS_HASH_KEY_0 + i*4, rss_key[i]);
baf8a94a
MC		 10564 }
10565
1da177e4 10566 tp->rx_mode = RX_MODE_ENABLE;
63c3a66f 10567 if (tg3_flag(tp, 5755_PLUS))
af36e6b6
MC		 10568 tp->rx_mode |= RX_MODE_IPV6_CSUM_ENABLE;
10569
378b72c8
NS		 10570 if (tg3_asic_rev(tp) == ASIC_REV_5762)
10571 tp->rx_mode |= RX_MODE_IPV4_FRAG_FIX;
10572
63c3a66f 10573 if (tg3_flag(tp, ENABLE_RSS))
baf8a94a
MC		 10574 tp->rx_mode |= RX_MODE_RSS_ENABLE |
10575 RX_MODE_RSS_ITBL_HASH_BITS_7 |
10576 RX_MODE_RSS_IPV6_HASH_EN |
10577 RX_MODE_RSS_TCP_IPV6_HASH_EN |
10578 RX_MODE_RSS_IPV4_HASH_EN |
10579 RX_MODE_RSS_TCP_IPV4_HASH_EN;
10580
1da177e4
LT		 10581 tw32_f(MAC_RX_MODE, tp->rx_mode);
10582 udelay(10);
10583
1da177e4
LT		 10584 tw32(MAC_LED_CTRL, tp->led_ctrl);
10585
10586 tw32(MAC_MI_STAT, MAC_MI_STAT_LNKSTAT_ATTN_ENAB);
f07e9af3 10587 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
1da177e4
LT		 10588 tw32_f(MAC_RX_MODE, RX_MODE_RESET);
10589 udelay(10);
10590 }
10591 tw32_f(MAC_RX_MODE, tp->rx_mode);
10592 udelay(10);
10593
f07e9af3 10594 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
4153577a
JP		 10595 if ((tg3_asic_rev(tp) == ASIC_REV_5704) &&
10596 !(tp->phy_flags & TG3_PHYFLG_SERDES_PREEMPHASIS)) {
1da177e4
LT		 10597 /* Set drive transmission level to 1.2V */
10598 /* only if the signal pre-emphasis bit is not set */
10599 val = tr32(MAC_SERDES_CFG);
10600 val &= 0xfffff000;
10601 val |= 0x880;
10602 tw32(MAC_SERDES_CFG, val);
10603 }
4153577a 10604 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5703_A1)
1da177e4
LT		 10605 tw32(MAC_SERDES_CFG, 0x616000);
10606 }
10607
10608 /* Prevent chip from dropping frames when flow control
10609 * is enabled.
10610 */
55086ad9 10611 if (tg3_flag(tp, 57765_CLASS))
666bc831
MC		 10612 val = 1;
10613 else
10614 val = 2;
10615 tw32_f(MAC_LOW_WMARK_MAX_RX_FRAME, val);
1da177e4 10616
4153577a 10617 if (tg3_asic_rev(tp) == ASIC_REV_5704 &&
f07e9af3 10618 (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)) {
1da177e4 10619 /* Use hardware link auto-negotiation */
63c3a66f 10620 tg3_flag_set(tp, HW_AUTONEG);
1da177e4
LT		 10621 }
10622
f07e9af3 10623 if ((tp->phy_flags & TG3_PHYFLG_MII_SERDES) &&
4153577a 10624 tg3_asic_rev(tp) == ASIC_REV_5714) {
d4d2c558
MC		 10625 u32 tmp;
10626
10627 tmp = tr32(SERDES_RX_CTRL);
10628 tw32(SERDES_RX_CTRL, tmp | SERDES_RX_SIG_DETECT);
10629 tp->grc_local_ctrl &= ~GRC_LCLCTRL_USE_EXT_SIG_DETECT;
10630 tp->grc_local_ctrl |= GRC_LCLCTRL_USE_SIG_DETECT;
10631 tw32(GRC_LOCAL_CTRL, tp->grc_local_ctrl);
10632 }
10633
63c3a66f 10634 if (!tg3_flag(tp, USE_PHYLIB)) {
c6700ce2 10635 if (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)
80096068 10636 tp->phy_flags &= ~TG3_PHYFLG_IS_LOW_POWER;
1da177e4 10637
953c96e0 10638 err = tg3_setup_phy(tp, false);
dd477003
MC		 10639 if (err)
10640 return err;
1da177e4 10641
f07e9af3
MC		 10642 if (!(tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
10643 !(tp->phy_flags & TG3_PHYFLG_IS_FET)) {
dd477003
MC		 10644 u32 tmp;
10645
10646 /* Clear CRC stats. */
10647 if (!tg3_readphy(tp, MII_TG3_TEST1, &tmp)) {
10648 tg3_writephy(tp, MII_TG3_TEST1,
10649 tmp | MII_TG3_TEST1_CRC_EN);
f08aa1a8 10650 tg3_readphy(tp, MII_TG3_RXR_COUNTERS, &tmp);
dd477003 10651 }
1da177e4
LT		 10652 }
10653 }
10654
10655 __tg3_set_rx_mode(tp->dev);
10656
10657 /* Initialize receive rules. */
10658 tw32(MAC_RCV_RULE_0, 0xc2000000 & RCV_RULE_DISABLE_MASK);
10659 tw32(MAC_RCV_VALUE_0, 0xffffffff & RCV_RULE_DISABLE_MASK);
10660 tw32(MAC_RCV_RULE_1, 0x86000004 & RCV_RULE_DISABLE_MASK);
10661 tw32(MAC_RCV_VALUE_1, 0xffffffff & RCV_RULE_DISABLE_MASK);
10662
63c3a66f 10663 if (tg3_flag(tp, 5705_PLUS) && !tg3_flag(tp, 5780_CLASS))
1da177e4
LT		 10664 limit = 8;
10665 else
10666 limit = 16;
63c3a66f 10667 if (tg3_flag(tp, ENABLE_ASF))
1da177e4
LT		 10668 limit -= 4;
10669 switch (limit) {
10670 case 16:
10671 tw32(MAC_RCV_RULE_15, 0); tw32(MAC_RCV_VALUE_15, 0);
10672 case 15:
10673 tw32(MAC_RCV_RULE_14, 0); tw32(MAC_RCV_VALUE_14, 0);
10674 case 14:
10675 tw32(MAC_RCV_RULE_13, 0); tw32(MAC_RCV_VALUE_13, 0);
10676 case 13:
10677 tw32(MAC_RCV_RULE_12, 0); tw32(MAC_RCV_VALUE_12, 0);
10678 case 12:
10679 tw32(MAC_RCV_RULE_11, 0); tw32(MAC_RCV_VALUE_11, 0);
10680 case 11:
10681 tw32(MAC_RCV_RULE_10, 0); tw32(MAC_RCV_VALUE_10, 0);
10682 case 10:
10683 tw32(MAC_RCV_RULE_9, 0); tw32(MAC_RCV_VALUE_9, 0);
10684 case 9:
10685 tw32(MAC_RCV_RULE_8, 0); tw32(MAC_RCV_VALUE_8, 0);
10686 case 8:
10687 tw32(MAC_RCV_RULE_7, 0); tw32(MAC_RCV_VALUE_7, 0);
10688 case 7:
10689 tw32(MAC_RCV_RULE_6, 0); tw32(MAC_RCV_VALUE_6, 0);
10690 case 6:
10691 tw32(MAC_RCV_RULE_5, 0); tw32(MAC_RCV_VALUE_5, 0);
10692 case 5:
10693 tw32(MAC_RCV_RULE_4, 0); tw32(MAC_RCV_VALUE_4, 0);
10694 case 4:
10695 /* tw32(MAC_RCV_RULE_3, 0); tw32(MAC_RCV_VALUE_3, 0); */
10696 case 3:
10697 /* tw32(MAC_RCV_RULE_2, 0); tw32(MAC_RCV_VALUE_2, 0); */
10698 case 2:
10699 case 1:
10700
10701 default:
10702 break;
855e1111 10703 }
1da177e4 10704
63c3a66f 10705 if (tg3_flag(tp, ENABLE_APE))
9ce768ea
MC		 10706 /* Write our heartbeat update interval to APE. */
10707 tg3_ape_write32(tp, TG3_APE_HOST_HEARTBEAT_INT_MS,
10708 APE_HOST_HEARTBEAT_INT_DISABLE);
0d3031d9 10709
1da177e4
LT		 10710 tg3_write_sig_post_reset(tp, RESET_KIND_INIT);
10711
1da177e4
LT		 10712 return 0;
10713}
10714
10715/* Called at device open time to get the chip ready for
10716 * packet processing. Invoked with tp->lock held.
10717 */
953c96e0 10718static int tg3_init_hw(struct tg3 *tp, bool reset_phy)
1da177e4 10719{
df465abf
NS		 10720 /* Chip may have been just powered on. If so, the boot code may still
10721 * be running initialization. Wait for it to finish to avoid races in
10722 * accessing the hardware.
10723 */
10724 tg3_enable_register_access(tp);
10725 tg3_poll_fw(tp);
10726
1da177e4
LT		 10727 tg3_switch_clocks(tp);
10728
10729 tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
10730
2f751b67 10731 return tg3_reset_hw(tp, reset_phy);
1da177e4
LT		 10732}
10733
aed93e0b
MC		 10734static void tg3_sd_scan_scratchpad(struct tg3 *tp, struct tg3_ocir *ocir)
10735{
10736 int i;
10737
10738 for (i = 0; i < TG3_SD_NUM_RECS; i++, ocir++) {
10739 u32 off = i * TG3_OCIR_LEN, len = TG3_OCIR_LEN;
10740
10741 tg3_ape_scratchpad_read(tp, (u32 *) ocir, off, len);
10742 off += len;
10743
10744 if (ocir->signature != TG3_OCIR_SIG_MAGIC ||
10745 !(ocir->version_flags & TG3_OCIR_FLAG_ACTIVE))
10746 memset(ocir, 0, TG3_OCIR_LEN);
10747 }
10748}
10749
10750/* sysfs attributes for hwmon */
10751static ssize_t tg3_show_temp(struct device *dev,
10752 struct device_attribute *devattr, char *buf)
10753{
aed93e0b 10754 struct sensor_device_attribute *attr = to_sensor_dev_attr(devattr);
a2f4dfba 10755 struct tg3 *tp = dev_get_drvdata(dev);
aed93e0b
MC		 10756 u32 temperature;
10757
10758 spin_lock_bh(&tp->lock);
10759 tg3_ape_scratchpad_read(tp, &temperature, attr->index,
10760 sizeof(temperature));
10761 spin_unlock_bh(&tp->lock);
10762 return sprintf(buf, "%u\n", temperature);
10763}
10764
10765
10766static SENSOR_DEVICE_ATTR(temp1_input, S_IRUGO, tg3_show_temp, NULL,
10767 TG3_TEMP_SENSOR_OFFSET);
10768static SENSOR_DEVICE_ATTR(temp1_crit, S_IRUGO, tg3_show_temp, NULL,
10769 TG3_TEMP_CAUTION_OFFSET);
10770static SENSOR_DEVICE_ATTR(temp1_max, S_IRUGO, tg3_show_temp, NULL,
10771 TG3_TEMP_MAX_OFFSET);
10772
a2f4dfba 10773static struct attribute *tg3_attrs[] = {
aed93e0b
MC		 10774 &sensor_dev_attr_temp1_input.dev_attr.attr,
10775 &sensor_dev_attr_temp1_crit.dev_attr.attr,
10776 &sensor_dev_attr_temp1_max.dev_attr.attr,
10777 NULL
10778};
a2f4dfba 10779ATTRIBUTE_GROUPS(tg3);
aed93e0b 10780
aed93e0b
MC		 10781static void tg3_hwmon_close(struct tg3 *tp)
10782{
aed93e0b
MC		 10783 if (tp->hwmon_dev) {
10784 hwmon_device_unregister(tp->hwmon_dev);
10785 tp->hwmon_dev = NULL;
aed93e0b 10786 }
aed93e0b
MC		 10787}
10788
10789static void tg3_hwmon_open(struct tg3 *tp)
10790{
a2f4dfba 10791 int i;
aed93e0b
MC		 10792 u32 size = 0;
10793 struct pci_dev *pdev = tp->pdev;
10794 struct tg3_ocir ocirs[TG3_SD_NUM_RECS];
10795
10796 tg3_sd_scan_scratchpad(tp, ocirs);
10797
10798 for (i = 0; i < TG3_SD_NUM_RECS; i++) {
10799 if (!ocirs[i].src_data_length)
10800 continue;
10801
10802 size += ocirs[i].src_hdr_length;
10803 size += ocirs[i].src_data_length;
10804 }
10805
10806 if (!size)
10807 return;
10808
a2f4dfba
GR		 10809 tp->hwmon_dev = hwmon_device_register_with_groups(&pdev->dev, "tg3",
10810 tp, tg3_groups);
aed93e0b
MC		 10811 if (IS_ERR(tp->hwmon_dev)) {
10812 tp->hwmon_dev = NULL;
10813 dev_err(&pdev->dev, "Cannot register hwmon device, aborting\n");
aed93e0b 10814 }
aed93e0b
MC		 10815}
10816
10817
1da177e4
LT		 10818#define TG3_STAT_ADD32(PSTAT, REG) \
10819do { u32 __val = tr32(REG); \
10820 (PSTAT)->low += __val; \
10821 if ((PSTAT)->low < __val) \
10822 (PSTAT)->high += 1; \
10823} while (0)
10824
10825static void tg3_periodic_fetch_stats(struct tg3 *tp)
10826{
10827 struct tg3_hw_stats *sp = tp->hw_stats;
10828
f4a46d1f 10829 if (!tp->link_up)
1da177e4
LT		 10830 return;
10831
10832 TG3_STAT_ADD32(&sp->tx_octets, MAC_TX_STATS_OCTETS);
10833 TG3_STAT_ADD32(&sp->tx_collisions, MAC_TX_STATS_COLLISIONS);
10834 TG3_STAT_ADD32(&sp->tx_xon_sent, MAC_TX_STATS_XON_SENT);
10835 TG3_STAT_ADD32(&sp->tx_xoff_sent, MAC_TX_STATS_XOFF_SENT);
10836 TG3_STAT_ADD32(&sp->tx_mac_errors, MAC_TX_STATS_MAC_ERRORS);
10837 TG3_STAT_ADD32(&sp->tx_single_collisions, MAC_TX_STATS_SINGLE_COLLISIONS);
10838 TG3_STAT_ADD32(&sp->tx_mult_collisions, MAC_TX_STATS_MULT_COLLISIONS);
10839 TG3_STAT_ADD32(&sp->tx_deferred, MAC_TX_STATS_DEFERRED);
10840 TG3_STAT_ADD32(&sp->tx_excessive_collisions, MAC_TX_STATS_EXCESSIVE_COL);
10841 TG3_STAT_ADD32(&sp->tx_late_collisions, MAC_TX_STATS_LATE_COL);
10842 TG3_STAT_ADD32(&sp->tx_ucast_packets, MAC_TX_STATS_UCAST);
10843 TG3_STAT_ADD32(&sp->tx_mcast_packets, MAC_TX_STATS_MCAST);
10844 TG3_STAT_ADD32(&sp->tx_bcast_packets, MAC_TX_STATS_BCAST);
9bc297ea 10845 if (unlikely(tg3_flag(tp, 5719_5720_RDMA_BUG) &&
091f0ea3
MC		 10846 (sp->tx_ucast_packets.low + sp->tx_mcast_packets.low +
10847 sp->tx_bcast_packets.low) > TG3_NUM_RDMA_CHANNELS)) {
10848 u32 val;
10849
10850 val = tr32(TG3_LSO_RD_DMA_CRPTEN_CTRL);
9bc297ea 10851 val &= ~tg3_lso_rd_dma_workaround_bit(tp);
091f0ea3 10852 tw32(TG3_LSO_RD_DMA_CRPTEN_CTRL, val);
9bc297ea 10853 tg3_flag_clear(tp, 5719_5720_RDMA_BUG);
091f0ea3 10854 }
1da177e4
LT		 10855
10856 TG3_STAT_ADD32(&sp->rx_octets, MAC_RX_STATS_OCTETS);
10857 TG3_STAT_ADD32(&sp->rx_fragments, MAC_RX_STATS_FRAGMENTS);
10858 TG3_STAT_ADD32(&sp->rx_ucast_packets, MAC_RX_STATS_UCAST);
10859 TG3_STAT_ADD32(&sp->rx_mcast_packets, MAC_RX_STATS_MCAST);
10860 TG3_STAT_ADD32(&sp->rx_bcast_packets, MAC_RX_STATS_BCAST);
10861 TG3_STAT_ADD32(&sp->rx_fcs_errors, MAC_RX_STATS_FCS_ERRORS);
10862 TG3_STAT_ADD32(&sp->rx_align_errors, MAC_RX_STATS_ALIGN_ERRORS);
10863 TG3_STAT_ADD32(&sp->rx_xon_pause_rcvd, MAC_RX_STATS_XON_PAUSE_RECVD);
10864 TG3_STAT_ADD32(&sp->rx_xoff_pause_rcvd, MAC_RX_STATS_XOFF_PAUSE_RECVD);
10865 TG3_STAT_ADD32(&sp->rx_mac_ctrl_rcvd, MAC_RX_STATS_MAC_CTRL_RECVD);
10866 TG3_STAT_ADD32(&sp->rx_xoff_entered, MAC_RX_STATS_XOFF_ENTERED);
10867 TG3_STAT_ADD32(&sp->rx_frame_too_long_errors, MAC_RX_STATS_FRAME_TOO_LONG);
10868 TG3_STAT_ADD32(&sp->rx_jabbers, MAC_RX_STATS_JABBERS);
10869 TG3_STAT_ADD32(&sp->rx_undersize_packets, MAC_RX_STATS_UNDERSIZE);
463d305b
MC		 10870
10871 TG3_STAT_ADD32(&sp->rxbds_empty, RCVLPC_NO_RCV_BD_CNT);
4153577a 10872 if (tg3_asic_rev(tp) != ASIC_REV_5717 &&
94962f7f 10873 tg3_asic_rev(tp) != ASIC_REV_5762 &&
4153577a
JP		 10874 tg3_chip_rev_id(tp) != CHIPREV_ID_5719_A0 &&
10875 tg3_chip_rev_id(tp) != CHIPREV_ID_5720_A0) {
4d958473
MC		 10876 TG3_STAT_ADD32(&sp->rx_discards, RCVLPC_IN_DISCARDS_CNT);
10877 } else {
10878 u32 val = tr32(HOSTCC_FLOW_ATTN);
10879 val = (val & HOSTCC_FLOW_ATTN_MBUF_LWM) ? 1 : 0;
10880 if (val) {
10881 tw32(HOSTCC_FLOW_ATTN, HOSTCC_FLOW_ATTN_MBUF_LWM);
10882 sp->rx_discards.low += val;
10883 if (sp->rx_discards.low < val)
10884 sp->rx_discards.high += 1;
10885 }
10886 sp->mbuf_lwm_thresh_hit = sp->rx_discards;
10887 }
463d305b 10888 TG3_STAT_ADD32(&sp->rx_errors, RCVLPC_IN_ERRORS_CNT);
1da177e4
LT		 10889}
10890
0e6cf6a9
MC		 10891static void tg3_chk_missed_msi(struct tg3 *tp)
10892{
10893 u32 i;
10894
10895 for (i = 0; i < tp->irq_cnt; i++) {
10896 struct tg3_napi *tnapi = &tp->napi[i];
10897
10898 if (tg3_has_work(tnapi)) {
10899 if (tnapi->last_rx_cons == tnapi->rx_rcb_ptr &&
10900 tnapi->last_tx_cons == tnapi->tx_cons) {
10901 if (tnapi->chk_msi_cnt < 1) {
10902 tnapi->chk_msi_cnt++;
10903 return;
10904 }
7f230735 10905 tg3_msi(0, tnapi);
0e6cf6a9
MC		 10906 }
10907 }
10908 tnapi->chk_msi_cnt = 0;
10909 tnapi->last_rx_cons = tnapi->rx_rcb_ptr;
10910 tnapi->last_tx_cons = tnapi->tx_cons;
10911 }
10912}
10913
1da177e4
LT		 10914static void tg3_timer(unsigned long __opaque)
10915{
10916 struct tg3 *tp = (struct tg3 *) __opaque;
1da177e4 10917
f47c11ee 10918 spin_lock(&tp->lock);
1da177e4 10919
4fd190a9
PS		 10920 if (tp->irq_sync || tg3_flag(tp, RESET_TASK_PENDING)) {
10921 spin_unlock(&tp->lock);
10922 goto restart_timer;
10923 }
10924
4153577a 10925 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
55086ad9 10926 tg3_flag(tp, 57765_CLASS))
0e6cf6a9
MC		 10927 tg3_chk_missed_msi(tp);
10928
7e6c63f0
HM		 10929 if (tg3_flag(tp, FLUSH_POSTED_WRITES)) {
10930 /* BCM4785: Flush posted writes from GbE to host memory. */
10931 tr32(HOSTCC_MODE);
10932 }
10933
63c3a66f 10934 if (!tg3_flag(tp, TAGGED_STATUS)) {
fac9b83e
DM		 10935 /* All of this garbage is because when using non-tagged
10936 * IRQ status the mailbox/status_block protocol the chip
10937 * uses with the cpu is race prone.
10938 */
898a56f8 10939 if (tp->napi[0].hw_status->status & SD_STATUS_UPDATED) {
fac9b83e
DM		 10940 tw32(GRC_LOCAL_CTRL,
10941 tp->grc_local_ctrl | GRC_LCLCTRL_SETINT);
10942 } else {
10943 tw32(HOSTCC_MODE, tp->coalesce_mode |
fd2ce37f 10944 HOSTCC_MODE_ENABLE | HOSTCC_MODE_NOW);
fac9b83e 10945 }
1da177e4 10946
fac9b83e 10947 if (!(tr32(WDMAC_MODE) & WDMAC_MODE_ENABLE)) {
f47c11ee 10948 spin_unlock(&tp->lock);
db219973 10949 tg3_reset_task_schedule(tp);
5b190624 10950 goto restart_timer;
fac9b83e 10951 }
1da177e4
LT		 10952 }
10953
1da177e4
LT		 10954 /* This part only runs once per second. */
10955 if (!--tp->timer_counter) {
63c3a66f 10956 if (tg3_flag(tp, 5705_PLUS))
fac9b83e
DM		 10957 tg3_periodic_fetch_stats(tp);
10958
b0c5943f
MC		 10959 if (tp->setlpicnt && !--tp->setlpicnt)
10960 tg3_phy_eee_enable(tp);
52b02d04 10961
63c3a66f 10962 if (tg3_flag(tp, USE_LINKCHG_REG)) {
1da177e4
LT		 10963 u32 mac_stat;
10964 int phy_event;
10965
10966 mac_stat = tr32(MAC_STATUS);
10967
10968 phy_event = 0;
f07e9af3 10969 if (tp->phy_flags & TG3_PHYFLG_USE_MI_INTERRUPT) {
1da177e4
LT		 10970 if (mac_stat & MAC_STATUS_MI_INTERRUPT)
10971 phy_event = 1;
10972 } else if (mac_stat & MAC_STATUS_LNKSTATE_CHANGED)
10973 phy_event = 1;
10974
10975 if (phy_event)
953c96e0 10976 tg3_setup_phy(tp, false);
63c3a66f 10977 } else if (tg3_flag(tp, POLL_SERDES)) {
1da177e4
LT		 10978 u32 mac_stat = tr32(MAC_STATUS);
10979 int need_setup = 0;
10980
f4a46d1f 10981 if (tp->link_up &&
1da177e4
LT		 10982 (mac_stat & MAC_STATUS_LNKSTATE_CHANGED)) {
10983 need_setup = 1;
10984 }
f4a46d1f 10985 if (!tp->link_up &&
1da177e4
LT		 10986 (mac_stat & (MAC_STATUS_PCS_SYNCED |
10987 MAC_STATUS_SIGNAL_DET))) {
10988 need_setup = 1;
10989 }
10990 if (need_setup) {
3d3ebe74
MC		 10991 if (!tp->serdes_counter) {
10992 tw32_f(MAC_MODE,
10993 (tp->mac_mode &
10994 ~MAC_MODE_PORT_MODE_MASK));
10995 udelay(40);
10996 tw32_f(MAC_MODE, tp->mac_mode);
10997 udelay(40);
10998 }
953c96e0 10999 tg3_setup_phy(tp, false);
1da177e4 11000 }
f07e9af3 11001 } else if ((tp->phy_flags & TG3_PHYFLG_MII_SERDES) &&
63c3a66f 11002 tg3_flag(tp, 5780_CLASS)) {
747e8f8b 11003 tg3_serdes_parallel_detect(tp);
1743b83c
NS		 11004 } else if (tg3_flag(tp, POLL_CPMU_LINK)) {
11005 u32 cpmu = tr32(TG3_CPMU_STATUS);
11006 bool link_up = !((cpmu & TG3_CPMU_STATUS_LINK_MASK) ==
11007 TG3_CPMU_STATUS_LINK_MASK);
11008
11009 if (link_up != tp->link_up)
11010 tg3_setup_phy(tp, false);
57d8b880 11011 }
1da177e4
LT		 11012
11013 tp->timer_counter = tp->timer_multiplier;
11014 }
11015
130b8e4d
MC		 11016 /* Heartbeat is only sent once every 2 seconds.
11017 *
11018 * The heartbeat is to tell the ASF firmware that the host
11019 * driver is still alive. In the event that the OS crashes,
11020 * ASF needs to reset the hardware to free up the FIFO space
11021 * that may be filled with rx packets destined for the host.
11022 * If the FIFO is full, ASF will no longer function properly.
11023 *
11024 * Unintended resets have been reported on real time kernels
11025 * where the timer doesn't run on time. Netpoll will also have
11026 * same problem.
11027 *
11028 * The new FWCMD_NICDRV_ALIVE3 command tells the ASF firmware
11029 * to check the ring condition when the heartbeat is expiring
11030 * before doing the reset. This will prevent most unintended
11031 * resets.
11032 */
1da177e4 11033 if (!--tp->asf_counter) {
63c3a66f 11034 if (tg3_flag(tp, ENABLE_ASF) && !tg3_flag(tp, ENABLE_APE)) {
7c5026aa
MC		 11035 tg3_wait_for_event_ack(tp);
11036
bbadf503 11037 tg3_write_mem(tp, NIC_SRAM_FW_CMD_MBOX,
130b8e4d 11038 FWCMD_NICDRV_ALIVE3);
bbadf503 11039 tg3_write_mem(tp, NIC_SRAM_FW_CMD_LEN_MBOX, 4);
c6cdf436
MC		 11040 tg3_write_mem(tp, NIC_SRAM_FW_CMD_DATA_MBOX,
11041 TG3_FW_UPDATE_TIMEOUT_SEC);
4ba526ce
MC		 11042
11043 tg3_generate_fw_event(tp);
1da177e4
LT		 11044 }
11045 tp->asf_counter = tp->asf_multiplier;
11046 }
11047
f47c11ee 11048 spin_unlock(&tp->lock);
1da177e4 11049
f475f163 11050restart_timer:
1da177e4
LT		 11051 tp->timer.expires = jiffies + tp->timer_offset;
11052 add_timer(&tp->timer);
11053}
11054
229b1ad1 11055static void tg3_timer_init(struct tg3 *tp)
21f7638e
MC		 11056{
11057 if (tg3_flag(tp, TAGGED_STATUS) &&
4153577a 11058 tg3_asic_rev(tp) != ASIC_REV_5717 &&
21f7638e
MC		 11059 !tg3_flag(tp, 57765_CLASS))
11060 tp->timer_offset = HZ;
11061 else
11062 tp->timer_offset = HZ / 10;
11063
11064 BUG_ON(tp->timer_offset > HZ);
11065
11066 tp->timer_multiplier = (HZ / tp->timer_offset);
11067 tp->asf_multiplier = (HZ / tp->timer_offset) *
11068 TG3_FW_UPDATE_FREQ_SEC;
11069
11070 init_timer(&tp->timer);
11071 tp->timer.data = (unsigned long) tp;
11072 tp->timer.function = tg3_timer;
11073}
11074
11075static void tg3_timer_start(struct tg3 *tp)
11076{
11077 tp->asf_counter = tp->asf_multiplier;
11078 tp->timer_counter = tp->timer_multiplier;
11079
11080 tp->timer.expires = jiffies + tp->timer_offset;
11081 add_timer(&tp->timer);
11082}
11083
11084static void tg3_timer_stop(struct tg3 *tp)
11085{
11086 del_timer_sync(&tp->timer);
11087}
11088
11089/* Restart hardware after configuration changes, self-test, etc.
11090 * Invoked with tp->lock held.
11091 */
953c96e0 11092static int tg3_restart_hw(struct tg3 *tp, bool reset_phy)
21f7638e
MC		 11093 __releases(tp->lock)
11094 __acquires(tp->lock)
11095{
11096 int err;
11097
11098 err = tg3_init_hw(tp, reset_phy);
11099 if (err) {
11100 netdev_err(tp->dev,
11101 "Failed to re-initialize device, aborting\n");
11102 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
11103 tg3_full_unlock(tp);
11104 tg3_timer_stop(tp);
11105 tp->irq_sync = 0;
11106 tg3_napi_enable(tp);
11107 dev_close(tp->dev);
11108 tg3_full_lock(tp, 0);
11109 }
11110 return err;
11111}
11112
11113static void tg3_reset_task(struct work_struct *work)
11114{
11115 struct tg3 *tp = container_of(work, struct tg3, reset_task);
11116 int err;
11117
db84bf43 11118 rtnl_lock();
21f7638e
MC		 11119 tg3_full_lock(tp, 0);
11120
11121 if (!netif_running(tp->dev)) {
11122 tg3_flag_clear(tp, RESET_TASK_PENDING);
11123 tg3_full_unlock(tp);
db84bf43 11124 rtnl_unlock();
21f7638e
MC		 11125 return;
11126 }
11127
11128 tg3_full_unlock(tp);
11129
11130 tg3_phy_stop(tp);
11131
11132 tg3_netif_stop(tp);
11133
11134 tg3_full_lock(tp, 1);
11135
11136 if (tg3_flag(tp, TX_RECOVERY_PENDING)) {
11137 tp->write32_tx_mbox = tg3_write32_tx_mbox;
11138 tp->write32_rx_mbox = tg3_write_flush_reg32;
11139 tg3_flag_set(tp, MBOX_WRITE_REORDER);
11140 tg3_flag_clear(tp, TX_RECOVERY_PENDING);
11141 }
11142
11143 tg3_halt(tp, RESET_KIND_SHUTDOWN, 0);
953c96e0 11144 err = tg3_init_hw(tp, true);
21f7638e
MC		 11145 if (err)
11146 goto out;
11147
11148 tg3_netif_start(tp);
11149
11150out:
11151 tg3_full_unlock(tp);
11152
11153 if (!err)
11154 tg3_phy_start(tp);
11155
11156 tg3_flag_clear(tp, RESET_TASK_PENDING);
db84bf43 11157 rtnl_unlock();
21f7638e
MC		 11158}
11159
4f125f42 11160static int tg3_request_irq(struct tg3 *tp, int irq_num)
fcfa0a32 11161{
7d12e780 11162 irq_handler_t fn;
fcfa0a32 11163 unsigned long flags;
4f125f42
MC		 11164 char *name;
11165 struct tg3_napi *tnapi = &tp->napi[irq_num];
11166
11167 if (tp->irq_cnt == 1)
11168 name = tp->dev->name;
11169 else {
11170 name = &tnapi->irq_lbl[0];
21e315e1
NS		 11171 if (tnapi->tx_buffers && tnapi->rx_rcb)
11172 snprintf(name, IFNAMSIZ,
11173 "%s-txrx-%d", tp->dev->name, irq_num);
11174 else if (tnapi->tx_buffers)
11175 snprintf(name, IFNAMSIZ,
11176 "%s-tx-%d", tp->dev->name, irq_num);
11177 else if (tnapi->rx_rcb)
11178 snprintf(name, IFNAMSIZ,
11179 "%s-rx-%d", tp->dev->name, irq_num);
11180 else
11181 snprintf(name, IFNAMSIZ,
11182 "%s-%d", tp->dev->name, irq_num);
4f125f42
MC		 11183 name[IFNAMSIZ-1] = 0;
11184 }
fcfa0a32 11185
63c3a66f 11186 if (tg3_flag(tp, USING_MSI) || tg3_flag(tp, USING_MSIX)) {
fcfa0a32 11187 fn = tg3_msi;
63c3a66f 11188 if (tg3_flag(tp, 1SHOT_MSI))
fcfa0a32 11189 fn = tg3_msi_1shot;
ab392d2d 11190 flags = 0;
fcfa0a32
MC		 11191 } else {
11192 fn = tg3_interrupt;
63c3a66f 11193 if (tg3_flag(tp, TAGGED_STATUS))
fcfa0a32 11194 fn = tg3_interrupt_tagged;
ab392d2d 11195 flags = IRQF_SHARED;
fcfa0a32 11196 }
4f125f42
MC		 11197
11198 return request_irq(tnapi->irq_vec, fn, flags, name, tnapi);
fcfa0a32
MC		 11199}
11200
7938109f
MC		 11201static int tg3_test_interrupt(struct tg3 *tp)
11202{
09943a18 11203 struct tg3_napi *tnapi = &tp->napi[0];
7938109f 11204 struct net_device *dev = tp->dev;
b16250e3 11205 int err, i, intr_ok = 0;
f6eb9b1f 11206 u32 val;
7938109f 11207
d4bc3927
MC		 11208 if (!netif_running(dev))
11209 return -ENODEV;
11210
7938109f
MC		 11211 tg3_disable_ints(tp);
11212
4f125f42 11213 free_irq(tnapi->irq_vec, tnapi);
7938109f 11214
f6eb9b1f
MC		 11215 /*
11216 * Turn off MSI one shot mode. Otherwise this test has no
11217 * observable way to know whether the interrupt was delivered.
11218 */
3aa1cdf8 11219 if (tg3_flag(tp, 57765_PLUS)) {
f6eb9b1f
MC		 11220 val = tr32(MSGINT_MODE) | MSGINT_MODE_ONE_SHOT_DISABLE;
11221 tw32(MSGINT_MODE, val);
11222 }
11223
4f125f42 11224 err = request_irq(tnapi->irq_vec, tg3_test_isr,
f274fd9a 11225 IRQF_SHARED, dev->name, tnapi);
7938109f
MC		 11226 if (err)
11227 return err;
11228
898a56f8 11229 tnapi->hw_status->status &= ~SD_STATUS_UPDATED;
7938109f
MC		 11230 tg3_enable_ints(tp);
11231
11232 tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
fd2ce37f 11233 tnapi->coal_now);
7938109f
MC		 11234
11235 for (i = 0; i < 5; i++) {
b16250e3
MC		 11236 u32 int_mbox, misc_host_ctrl;
11237
898a56f8 11238 int_mbox = tr32_mailbox(tnapi->int_mbox);
b16250e3
MC		 11239 misc_host_ctrl = tr32(TG3PCI_MISC_HOST_CTRL);
11240
11241 if ((int_mbox != 0) ||
11242 (misc_host_ctrl & MISC_HOST_CTRL_MASK_PCI_INT)) {
11243 intr_ok = 1;
7938109f 11244 break;
b16250e3
MC		 11245 }
11246
3aa1cdf8
MC		 11247 if (tg3_flag(tp, 57765_PLUS) &&
11248 tnapi->hw_status->status_tag != tnapi->last_tag)
11249 tw32_mailbox_f(tnapi->int_mbox, tnapi->last_tag << 24);
11250
7938109f
MC		 11251 msleep(10);
11252 }
11253
11254 tg3_disable_ints(tp);
11255
4f125f42 11256 free_irq(tnapi->irq_vec, tnapi);
6aa20a22 11257
4f125f42 11258 err = tg3_request_irq(tp, 0);
7938109f
MC		 11259
11260 if (err)
11261 return err;
11262
f6eb9b1f
MC		 11263 if (intr_ok) {
11264 /* Reenable MSI one shot mode. */
5b39de91 11265 if (tg3_flag(tp, 57765_PLUS) && tg3_flag(tp, 1SHOT_MSI)) {
f6eb9b1f
MC		 11266 val = tr32(MSGINT_MODE) & ~MSGINT_MODE_ONE_SHOT_DISABLE;
11267 tw32(MSGINT_MODE, val);
11268 }
7938109f 11269 return 0;
f6eb9b1f 11270 }
7938109f
MC		 11271
11272 return -EIO;
11273}
11274
11275/* Returns 0 if MSI test succeeds or MSI test fails and INTx mode is
11276 * successfully restored
11277 */
11278static int tg3_test_msi(struct tg3 *tp)
11279{
7938109f
MC		 11280 int err;
11281 u16 pci_cmd;
11282
63c3a66f 11283 if (!tg3_flag(tp, USING_MSI))
7938109f
MC		 11284 return 0;
11285
11286 /* Turn off SERR reporting in case MSI terminates with Master
11287 * Abort.
11288 */
11289 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
11290 pci_write_config_word(tp->pdev, PCI_COMMAND,
11291 pci_cmd & ~PCI_COMMAND_SERR);
11292
11293 err = tg3_test_interrupt(tp);
11294
11295 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
11296
11297 if (!err)
11298 return 0;
11299
11300 /* other failures */
11301 if (err != -EIO)
11302 return err;
11303
11304 /* MSI test failed, go back to INTx mode */
5129c3a3
MC		 11305 netdev_warn(tp->dev, "No interrupt was generated using MSI. Switching "
11306 "to INTx mode. Please report this failure to the PCI "
11307 "maintainer and include system chipset information\n");
7938109f 11308
4f125f42 11309 free_irq(tp->napi[0].irq_vec, &tp->napi[0]);
09943a18 11310
7938109f
MC		 11311 pci_disable_msi(tp->pdev);
11312
63c3a66f 11313 tg3_flag_clear(tp, USING_MSI);
dc8bf1b1 11314 tp->napi[0].irq_vec = tp->pdev->irq;
7938109f 11315
4f125f42 11316 err = tg3_request_irq(tp, 0);
7938109f
MC		 11317 if (err)
11318 return err;
11319
11320 /* Need to reset the chip because the MSI cycle may have terminated
11321 * with Master Abort.
11322 */
f47c11ee 11323 tg3_full_lock(tp, 1);
7938109f 11324
944d980e 11325 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
953c96e0 11326 err = tg3_init_hw(tp, true);
7938109f 11327
f47c11ee 11328 tg3_full_unlock(tp);
7938109f
MC		 11329
11330 if (err)
4f125f42 11331 free_irq(tp->napi[0].irq_vec, &tp->napi[0]);
7938109f
MC		 11332
11333 return err;
11334}
11335
9e9fd12d
MC		 11336static int tg3_request_firmware(struct tg3 *tp)
11337{
77997ea3 11338 const struct tg3_firmware_hdr *fw_hdr;
9e9fd12d
MC		 11339
11340 if (request_firmware(&tp->fw, tp->fw_needed, &tp->pdev->dev)) {
05dbe005
JP		 11341 netdev_err(tp->dev, "Failed to load firmware \"%s\"\n",
11342 tp->fw_needed);
9e9fd12d
MC		 11343 return -ENOENT;
11344 }
11345
77997ea3 11346 fw_hdr = (struct tg3_firmware_hdr *)tp->fw->data;
9e9fd12d
MC		 11347
11348 /* Firmware blob starts with version numbers, followed by
11349 * start address and _full_ length including BSS sections
11350 * (which must be longer than the actual data, of course
11351 */
11352
77997ea3
NS		 11353 tp->fw_len = be32_to_cpu(fw_hdr->len); /* includes bss */
11354 if (tp->fw_len < (tp->fw->size - TG3_FW_HDR_LEN)) {
05dbe005
JP		 11355 netdev_err(tp->dev, "bogus length %d in \"%s\"\n",
11356 tp->fw_len, tp->fw_needed);
9e9fd12d
MC		 11357 release_firmware(tp->fw);
11358 tp->fw = NULL;
11359 return -EINVAL;
11360 }
11361
11362 /* We no longer need firmware; we have it. */
11363 tp->fw_needed = NULL;
11364 return 0;
11365}
11366
9102426a 11367static u32 tg3_irq_count(struct tg3 *tp)
679563f4 11368{
9102426a 11369 u32 irq_cnt = max(tp->rxq_cnt, tp->txq_cnt);
679563f4 11370
9102426a 11371 if (irq_cnt > 1) {
c3b5003b
MC		 11372 /* We want as many rx rings enabled as there are cpus.
11373 * In multiqueue MSI-X mode, the first MSI-X vector
11374 * only deals with link interrupts, etc, so we add
11375 * one to the number of vectors we are requesting.
11376 */
9102426a 11377 irq_cnt = min_t(unsigned, irq_cnt + 1, tp->irq_max);
c3b5003b 11378 }
679563f4 11379
9102426a
MC		 11380 return irq_cnt;
11381}
11382
11383static bool tg3_enable_msix(struct tg3 *tp)
11384{
11385 int i, rc;
86449944 11386 struct msix_entry msix_ent[TG3_IRQ_MAX_VECS];
9102426a 11387
0968169c
MC		 11388 tp->txq_cnt = tp->txq_req;
11389 tp->rxq_cnt = tp->rxq_req;
11390 if (!tp->rxq_cnt)
11391 tp->rxq_cnt = netif_get_num_default_rss_queues();
9102426a
MC		 11392 if (tp->rxq_cnt > tp->rxq_max)
11393 tp->rxq_cnt = tp->rxq_max;
cf6d6ea6
MC		 11394
11395 /* Disable multiple TX rings by default. Simple round-robin hardware
11396 * scheduling of the TX rings can cause starvation of rings with
11397 * small packets when other rings have TSO or jumbo packets.
11398 */
11399 if (!tp->txq_req)
11400 tp->txq_cnt = 1;
9102426a
MC		 11401
11402 tp->irq_cnt = tg3_irq_count(tp);
11403
679563f4
MC		 11404 for (i = 0; i < tp->irq_max; i++) {
11405 msix_ent[i].entry = i;
11406 msix_ent[i].vector = 0;
11407 }
11408
6f1f411a 11409 rc = pci_enable_msix_range(tp->pdev, msix_ent, 1, tp->irq_cnt);
2430b031
MC		 11410 if (rc < 0) {
11411 return false;
6f1f411a 11412 } else if (rc < tp->irq_cnt) {
05dbe005
JP		 11413 netdev_notice(tp->dev, "Requested %d MSI-X vectors, received %d\n",
11414 tp->irq_cnt, rc);
679563f4 11415 tp->irq_cnt = rc;
49a359e3 11416 tp->rxq_cnt = max(rc - 1, 1);
9102426a
MC		 11417 if (tp->txq_cnt)
11418 tp->txq_cnt = min(tp->rxq_cnt, tp->txq_max);
679563f4
MC		 11419 }
11420
11421 for (i = 0; i < tp->irq_max; i++)
11422 tp->napi[i].irq_vec = msix_ent[i].vector;
11423
49a359e3 11424 if (netif_set_real_num_rx_queues(tp->dev, tp->rxq_cnt)) {
2ddaad39
BH		 11425 pci_disable_msix(tp->pdev);
11426 return false;
11427 }
b92b9040 11428
9102426a
MC		 11429 if (tp->irq_cnt == 1)
11430 return true;
d78b59f5 11431
9102426a
MC		 11432 tg3_flag_set(tp, ENABLE_RSS);
11433
11434 if (tp->txq_cnt > 1)
11435 tg3_flag_set(tp, ENABLE_TSS);
11436
11437 netif_set_real_num_tx_queues(tp->dev, tp->txq_cnt);
2430b031 11438
679563f4
MC		 11439 return true;
11440}
11441
07b0173c
MC		 11442static void tg3_ints_init(struct tg3 *tp)
11443{
63c3a66f
JP		 11444 if ((tg3_flag(tp, SUPPORT_MSI) || tg3_flag(tp, SUPPORT_MSIX)) &&
11445 !tg3_flag(tp, TAGGED_STATUS)) {
07b0173c
MC		 11446 /* All MSI supporting chips should support tagged
11447 * status. Assert that this is the case.
11448 */
5129c3a3
MC		 11449 netdev_warn(tp->dev,
11450 "MSI without TAGGED_STATUS? Not using MSI\n");
679563f4 11451 goto defcfg;
07b0173c 11452 }
4f125f42 11453
63c3a66f
JP		 11454 if (tg3_flag(tp, SUPPORT_MSIX) && tg3_enable_msix(tp))
11455 tg3_flag_set(tp, USING_MSIX);
11456 else if (tg3_flag(tp, SUPPORT_MSI) && pci_enable_msi(tp->pdev) == 0)
11457 tg3_flag_set(tp, USING_MSI);
679563f4 11458
63c3a66f 11459 if (tg3_flag(tp, USING_MSI) || tg3_flag(tp, USING_MSIX)) {
679563f4 11460 u32 msi_mode = tr32(MSGINT_MODE);
63c3a66f 11461 if (tg3_flag(tp, USING_MSIX) && tp->irq_cnt > 1)
baf8a94a 11462 msi_mode |= MSGINT_MODE_MULTIVEC_EN;
5b39de91
MC		 11463 if (!tg3_flag(tp, 1SHOT_MSI))
11464 msi_mode |= MSGINT_MODE_ONE_SHOT_DISABLE;
679563f4
MC		 11465 tw32(MSGINT_MODE, msi_mode | MSGINT_MODE_ENABLE);
11466 }
11467defcfg:
63c3a66f 11468 if (!tg3_flag(tp, USING_MSIX)) {
679563f4
MC		 11469 tp->irq_cnt = 1;
11470 tp->napi[0].irq_vec = tp->pdev->irq;
49a359e3
MC		 11471 }
11472
11473 if (tp->irq_cnt == 1) {
11474 tp->txq_cnt = 1;
11475 tp->rxq_cnt = 1;
2ddaad39 11476 netif_set_real_num_tx_queues(tp->dev, 1);
85407885 11477 netif_set_real_num_rx_queues(tp->dev, 1);
679563f4 11478 }
07b0173c
MC		 11479}
11480
11481static void tg3_ints_fini(struct tg3 *tp)
11482{
63c3a66f 11483 if (tg3_flag(tp, USING_MSIX))
679563f4 11484 pci_disable_msix(tp->pdev);
63c3a66f 11485 else if (tg3_flag(tp, USING_MSI))
679563f4 11486 pci_disable_msi(tp->pdev);
63c3a66f
JP		 11487 tg3_flag_clear(tp, USING_MSI);
11488 tg3_flag_clear(tp, USING_MSIX);
11489 tg3_flag_clear(tp, ENABLE_RSS);
11490 tg3_flag_clear(tp, ENABLE_TSS);
07b0173c
MC		 11491}
11492
be947307
MC		 11493static int tg3_start(struct tg3 *tp, bool reset_phy, bool test_irq,
11494 bool init)
1da177e4 11495{
d8f4cd38 11496 struct net_device *dev = tp->dev;
4f125f42 11497 int i, err;
1da177e4 11498
679563f4
MC		 11499 /*
11500 * Setup interrupts first so we know how
11501 * many NAPI resources to allocate
11502 */
11503 tg3_ints_init(tp);
11504
90415477 11505 tg3_rss_check_indir_tbl(tp);
bcebcc46 11506
1da177e4
LT		 11507 /* The placement of this call is tied
11508 * to the setup and use of Host TX descriptors.
11509 */
11510 err = tg3_alloc_consistent(tp);
11511 if (err)
4a5f46f2 11512 goto out_ints_fini;
88b06bc2 11513
66cfd1bd
MC		 11514 tg3_napi_init(tp);
11515
fed97810 11516 tg3_napi_enable(tp);
1da177e4 11517
4f125f42
MC		 11518 for (i = 0; i < tp->irq_cnt; i++) {
11519 struct tg3_napi *tnapi = &tp->napi[i];
11520 err = tg3_request_irq(tp, i);
11521 if (err) {
5bc09186
MC		 11522 for (i--; i >= 0; i--) {
11523 tnapi = &tp->napi[i];
4f125f42 11524 free_irq(tnapi->irq_vec, tnapi);
5bc09186 11525 }
4a5f46f2 11526 goto out_napi_fini;
4f125f42
MC		 11527 }
11528 }
1da177e4 11529
f47c11ee 11530 tg3_full_lock(tp, 0);
1da177e4 11531
2e460fc0
NS		 11532 if (init)
11533 tg3_ape_driver_state_change(tp, RESET_KIND_INIT);
11534
d8f4cd38 11535 err = tg3_init_hw(tp, reset_phy);
1da177e4 11536 if (err) {
944d980e 11537 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
1da177e4 11538 tg3_free_rings(tp);
1da177e4
LT		 11539 }
11540
f47c11ee 11541 tg3_full_unlock(tp);
1da177e4 11542
07b0173c 11543 if (err)
4a5f46f2 11544 goto out_free_irq;
1da177e4 11545
d8f4cd38 11546 if (test_irq && tg3_flag(tp, USING_MSI)) {
7938109f 11547 err = tg3_test_msi(tp);
fac9b83e 11548
7938109f 11549 if (err) {
f47c11ee 11550 tg3_full_lock(tp, 0);
944d980e 11551 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
7938109f 11552 tg3_free_rings(tp);
f47c11ee 11553 tg3_full_unlock(tp);
7938109f 11554
4a5f46f2 11555 goto out_napi_fini;
7938109f 11556 }
fcfa0a32 11557
63c3a66f 11558 if (!tg3_flag(tp, 57765_PLUS) && tg3_flag(tp, USING_MSI)) {
f6eb9b1f 11559 u32 val = tr32(PCIE_TRANSACTION_CFG);
fcfa0a32 11560
f6eb9b1f
MC		 11561 tw32(PCIE_TRANSACTION_CFG,
11562 val | PCIE_TRANS_CFG_1SHOT_MSI);
fcfa0a32 11563 }
7938109f
MC		 11564 }
11565
b02fd9e3
MC		 11566 tg3_phy_start(tp);
11567
aed93e0b
MC		 11568 tg3_hwmon_open(tp);
11569
f47c11ee 11570 tg3_full_lock(tp, 0);
1da177e4 11571
21f7638e 11572 tg3_timer_start(tp);
63c3a66f 11573 tg3_flag_set(tp, INIT_COMPLETE);
1da177e4
LT		 11574 tg3_enable_ints(tp);
11575
20d14a5d 11576 tg3_ptp_resume(tp);
be947307 11577
f47c11ee 11578 tg3_full_unlock(tp);
1da177e4 11579
fe5f5787 11580 netif_tx_start_all_queues(dev);
1da177e4 11581
06c03c02
MB		 11582 /*
11583 * Reset loopback feature if it was turned on while the device was down
11584 * make sure that it's installed properly now.
11585 */
11586 if (dev->features & NETIF_F_LOOPBACK)
11587 tg3_set_loopback(dev, dev->features);
11588
1da177e4 11589 return 0;
07b0173c 11590
4a5f46f2 11591out_free_irq:
4f125f42
MC		 11592 for (i = tp->irq_cnt - 1; i >= 0; i--) {
11593 struct tg3_napi *tnapi = &tp->napi[i];
11594 free_irq(tnapi->irq_vec, tnapi);
11595 }
07b0173c 11596
4a5f46f2 11597out_napi_fini:
fed97810 11598 tg3_napi_disable(tp);
66cfd1bd 11599 tg3_napi_fini(tp);
07b0173c 11600 tg3_free_consistent(tp);
679563f4 11601
4a5f46f2 11602out_ints_fini:
679563f4 11603 tg3_ints_fini(tp);
d8f4cd38 11604
07b0173c 11605 return err;
1da177e4
LT		 11606}
11607
65138594 11608static void tg3_stop(struct tg3 *tp)
1da177e4 11609{
4f125f42 11610 int i;
1da177e4 11611
db219973 11612 tg3_reset_task_cancel(tp);
bd473da3 11613 tg3_netif_stop(tp);
1da177e4 11614
21f7638e 11615 tg3_timer_stop(tp);
1da177e4 11616
aed93e0b
MC		 11617 tg3_hwmon_close(tp);
11618
24bb4fb6
MC		 11619 tg3_phy_stop(tp);
11620
f47c11ee 11621 tg3_full_lock(tp, 1);
1da177e4
LT		 11622
11623 tg3_disable_ints(tp);
11624
944d980e 11625 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
1da177e4 11626 tg3_free_rings(tp);
63c3a66f 11627 tg3_flag_clear(tp, INIT_COMPLETE);
1da177e4 11628
f47c11ee 11629 tg3_full_unlock(tp);
1da177e4 11630
4f125f42
MC		 11631 for (i = tp->irq_cnt - 1; i >= 0; i--) {
11632 struct tg3_napi *tnapi = &tp->napi[i];
11633 free_irq(tnapi->irq_vec, tnapi);
11634 }
07b0173c
MC		 11635
11636 tg3_ints_fini(tp);
1da177e4 11637
66cfd1bd
MC		 11638 tg3_napi_fini(tp);
11639
1da177e4 11640 tg3_free_consistent(tp);
65138594
MC		 11641}
11642
d8f4cd38
MC		 11643static int tg3_open(struct net_device *dev)
11644{
11645 struct tg3 *tp = netdev_priv(dev);
11646 int err;
11647
0486a063
IV		 11648 if (tp->pcierr_recovery) {
11649 netdev_err(dev, "Failed to open device. PCI error recovery "
11650 "in progress\n");
11651 return -EAGAIN;
11652 }
11653
d8f4cd38
MC		 11654 if (tp->fw_needed) {
11655 err = tg3_request_firmware(tp);
c4dab506
NS		 11656 if (tg3_asic_rev(tp) == ASIC_REV_57766) {
11657 if (err) {
11658 netdev_warn(tp->dev, "EEE capability disabled\n");
11659 tp->phy_flags &= ~TG3_PHYFLG_EEE_CAP;
11660 } else if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP)) {
11661 netdev_warn(tp->dev, "EEE capability restored\n");
11662 tp->phy_flags |= TG3_PHYFLG_EEE_CAP;
11663 }
11664 } else if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0) {
d8f4cd38
MC		 11665 if (err)
11666 return err;
11667 } else if (err) {
11668 netdev_warn(tp->dev, "TSO capability disabled\n");
11669 tg3_flag_clear(tp, TSO_CAPABLE);
11670 } else if (!tg3_flag(tp, TSO_CAPABLE)) {
11671 netdev_notice(tp->dev, "TSO capability restored\n");
11672 tg3_flag_set(tp, TSO_CAPABLE);
11673 }
11674 }
11675
f4a46d1f 11676 tg3_carrier_off(tp);
d8f4cd38
MC		 11677
11678 err = tg3_power_up(tp);
11679 if (err)
11680 return err;
11681
11682 tg3_full_lock(tp, 0);
11683
11684 tg3_disable_ints(tp);
11685 tg3_flag_clear(tp, INIT_COMPLETE);
11686
11687 tg3_full_unlock(tp);
11688
942d1af0
NS		 11689 err = tg3_start(tp,
11690 !(tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN),
11691 true, true);
d8f4cd38
MC		 11692 if (err) {
11693 tg3_frob_aux_power(tp, false);
11694 pci_set_power_state(tp->pdev, PCI_D3hot);
11695 }
be947307 11696
07b0173c 11697 return err;
1da177e4
LT		 11698}
11699
1da177e4
LT		 11700static int tg3_close(struct net_device *dev)
11701{
11702 struct tg3 *tp = netdev_priv(dev);
11703
0486a063
IV		 11704 if (tp->pcierr_recovery) {
11705 netdev_err(dev, "Failed to close device. PCI error recovery "
11706 "in progress\n");
11707 return -EAGAIN;
11708 }
11709
65138594 11710 tg3_stop(tp);
1da177e4 11711
92feeabf
MC		 11712 /* Clear stats across close / open calls */
11713 memset(&tp->net_stats_prev, 0, sizeof(tp->net_stats_prev));
11714 memset(&tp->estats_prev, 0, sizeof(tp->estats_prev));
1da177e4 11715
8496e85c
RW		 11716 if (pci_device_is_present(tp->pdev)) {
11717 tg3_power_down_prepare(tp);
bc1c7567 11718
8496e85c
RW		 11719 tg3_carrier_off(tp);
11720 }
1da177e4
LT		 11721 return 0;
11722}
11723
511d2224 11724static inline u64 get_stat64(tg3_stat64_t *val)
816f8b86
SB		 11725{
11726 return ((u64)val->high << 32) | ((u64)val->low);
11727}
11728
65ec698d 11729static u64 tg3_calc_crc_errors(struct tg3 *tp)
1da177e4
LT		 11730{
11731 struct tg3_hw_stats *hw_stats = tp->hw_stats;
11732
f07e9af3 11733 if (!(tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
4153577a
JP		 11734 (tg3_asic_rev(tp) == ASIC_REV_5700 ||
11735 tg3_asic_rev(tp) == ASIC_REV_5701)) {
1da177e4
LT		 11736 u32 val;
11737
569a5df8
MC		 11738 if (!tg3_readphy(tp, MII_TG3_TEST1, &val)) {
11739 tg3_writephy(tp, MII_TG3_TEST1,
11740 val | MII_TG3_TEST1_CRC_EN);
f08aa1a8 11741 tg3_readphy(tp, MII_TG3_RXR_COUNTERS, &val);
1da177e4
LT		 11742 } else
11743 val = 0;
1da177e4
LT		 11744
11745 tp->phy_crc_errors += val;
11746
11747 return tp->phy_crc_errors;
11748 }
11749
11750 return get_stat64(&hw_stats->rx_fcs_errors);
11751}
11752
11753#define ESTAT_ADD(member) \
11754 estats->member = old_estats->member + \
511d2224 11755 get_stat64(&hw_stats->member)
1da177e4 11756
65ec698d 11757static void tg3_get_estats(struct tg3 *tp, struct tg3_ethtool_stats *estats)
1da177e4 11758{
1da177e4
LT		 11759 struct tg3_ethtool_stats *old_estats = &tp->estats_prev;
11760 struct tg3_hw_stats *hw_stats = tp->hw_stats;
11761
1da177e4
LT		 11762 ESTAT_ADD(rx_octets);
11763 ESTAT_ADD(rx_fragments);
11764 ESTAT_ADD(rx_ucast_packets);
11765 ESTAT_ADD(rx_mcast_packets);
11766 ESTAT_ADD(rx_bcast_packets);
11767 ESTAT_ADD(rx_fcs_errors);
11768 ESTAT_ADD(rx_align_errors);
11769 ESTAT_ADD(rx_xon_pause_rcvd);
11770 ESTAT_ADD(rx_xoff_pause_rcvd);
11771 ESTAT_ADD(rx_mac_ctrl_rcvd);
11772 ESTAT_ADD(rx_xoff_entered);
11773 ESTAT_ADD(rx_frame_too_long_errors);
11774 ESTAT_ADD(rx_jabbers);
11775 ESTAT_ADD(rx_undersize_packets);
11776 ESTAT_ADD(rx_in_length_errors);
11777 ESTAT_ADD(rx_out_length_errors);
11778 ESTAT_ADD(rx_64_or_less_octet_packets);
11779 ESTAT_ADD(rx_65_to_127_octet_packets);
11780 ESTAT_ADD(rx_128_to_255_octet_packets);
11781 ESTAT_ADD(rx_256_to_511_octet_packets);
11782 ESTAT_ADD(rx_512_to_1023_octet_packets);
11783 ESTAT_ADD(rx_1024_to_1522_octet_packets);
11784 ESTAT_ADD(rx_1523_to_2047_octet_packets);
11785 ESTAT_ADD(rx_2048_to_4095_octet_packets);
11786 ESTAT_ADD(rx_4096_to_8191_octet_packets);
11787 ESTAT_ADD(rx_8192_to_9022_octet_packets);
11788
11789 ESTAT_ADD(tx_octets);
11790 ESTAT_ADD(tx_collisions);
11791 ESTAT_ADD(tx_xon_sent);
11792 ESTAT_ADD(tx_xoff_sent);
11793 ESTAT_ADD(tx_flow_control);
11794 ESTAT_ADD(tx_mac_errors);
11795 ESTAT_ADD(tx_single_collisions);
11796 ESTAT_ADD(tx_mult_collisions);
11797 ESTAT_ADD(tx_deferred);
11798 ESTAT_ADD(tx_excessive_collisions);
11799 ESTAT_ADD(tx_late_collisions);
11800 ESTAT_ADD(tx_collide_2times);
11801 ESTAT_ADD(tx_collide_3times);
11802 ESTAT_ADD(tx_collide_4times);
11803 ESTAT_ADD(tx_collide_5times);
11804 ESTAT_ADD(tx_collide_6times);
11805 ESTAT_ADD(tx_collide_7times);
11806 ESTAT_ADD(tx_collide_8times);
11807 ESTAT_ADD(tx_collide_9times);
11808 ESTAT_ADD(tx_collide_10times);
11809 ESTAT_ADD(tx_collide_11times);
11810 ESTAT_ADD(tx_collide_12times);
11811 ESTAT_ADD(tx_collide_13times);
11812 ESTAT_ADD(tx_collide_14times);
11813 ESTAT_ADD(tx_collide_15times);
11814 ESTAT_ADD(tx_ucast_packets);
11815 ESTAT_ADD(tx_mcast_packets);
11816 ESTAT_ADD(tx_bcast_packets);
11817 ESTAT_ADD(tx_carrier_sense_errors);
11818 ESTAT_ADD(tx_discards);
11819 ESTAT_ADD(tx_errors);
11820
11821 ESTAT_ADD(dma_writeq_full);
11822 ESTAT_ADD(dma_write_prioq_full);
11823 ESTAT_ADD(rxbds_empty);
11824 ESTAT_ADD(rx_discards);
11825 ESTAT_ADD(rx_errors);
11826 ESTAT_ADD(rx_threshold_hit);
11827
11828 ESTAT_ADD(dma_readq_full);
11829 ESTAT_ADD(dma_read_prioq_full);
11830 ESTAT_ADD(tx_comp_queue_full);
11831
11832 ESTAT_ADD(ring_set_send_prod_index);
11833 ESTAT_ADD(ring_status_update);
11834 ESTAT_ADD(nic_irqs);
11835 ESTAT_ADD(nic_avoided_irqs);
11836 ESTAT_ADD(nic_tx_threshold_hit);
11837
4452d099 11838 ESTAT_ADD(mbuf_lwm_thresh_hit);
1da177e4
LT		 11839}
11840
65ec698d 11841static void tg3_get_nstats(struct tg3 *tp, struct rtnl_link_stats64 *stats)
1da177e4 11842{
511d2224 11843 struct rtnl_link_stats64 *old_stats = &tp->net_stats_prev;
1da177e4
LT		 11844 struct tg3_hw_stats *hw_stats = tp->hw_stats;
11845
1da177e4
LT		 11846 stats->rx_packets = old_stats->rx_packets +
11847 get_stat64(&hw_stats->rx_ucast_packets) +
11848 get_stat64(&hw_stats->rx_mcast_packets) +
11849 get_stat64(&hw_stats->rx_bcast_packets);
6aa20a22 11850
1da177e4
LT		 11851 stats->tx_packets = old_stats->tx_packets +
11852 get_stat64(&hw_stats->tx_ucast_packets) +
11853 get_stat64(&hw_stats->tx_mcast_packets) +
11854 get_stat64(&hw_stats->tx_bcast_packets);
11855
11856 stats->rx_bytes = old_stats->rx_bytes +
11857 get_stat64(&hw_stats->rx_octets);
11858 stats->tx_bytes = old_stats->tx_bytes +
11859 get_stat64(&hw_stats->tx_octets);
11860
11861 stats->rx_errors = old_stats->rx_errors +
4f63b877 11862 get_stat64(&hw_stats->rx_errors);
1da177e4
LT		 11863 stats->tx_errors = old_stats->tx_errors +
11864 get_stat64(&hw_stats->tx_errors) +
11865 get_stat64(&hw_stats->tx_mac_errors) +
11866 get_stat64(&hw_stats->tx_carrier_sense_errors) +
11867 get_stat64(&hw_stats->tx_discards);
11868
11869 stats->multicast = old_stats->multicast +
11870 get_stat64(&hw_stats->rx_mcast_packets);
11871 stats->collisions = old_stats->collisions +
11872 get_stat64(&hw_stats->tx_collisions);
11873
11874 stats->rx_length_errors = old_stats->rx_length_errors +
11875 get_stat64(&hw_stats->rx_frame_too_long_errors) +
11876 get_stat64(&hw_stats->rx_undersize_packets);
11877
1da177e4
LT		 11878 stats->rx_frame_errors = old_stats->rx_frame_errors +
11879 get_stat64(&hw_stats->rx_align_errors);
11880 stats->tx_aborted_errors = old_stats->tx_aborted_errors +
11881 get_stat64(&hw_stats->tx_discards);
11882 stats->tx_carrier_errors = old_stats->tx_carrier_errors +
11883 get_stat64(&hw_stats->tx_carrier_sense_errors);
11884
11885 stats->rx_crc_errors = old_stats->rx_crc_errors +
65ec698d 11886 tg3_calc_crc_errors(tp);
1da177e4 11887
4f63b877
JL		 11888 stats->rx_missed_errors = old_stats->rx_missed_errors +
11889 get_stat64(&hw_stats->rx_discards);
11890
b0057c51 11891 stats->rx_dropped = tp->rx_dropped;
48855432 11892 stats->tx_dropped = tp->tx_dropped;
1da177e4
LT		 11893}
11894
1da177e4
LT		 11895static int tg3_get_regs_len(struct net_device *dev)
11896{
97bd8e49 11897 return TG3_REG_BLK_SIZE;
1da177e4
LT		 11898}
11899
11900static void tg3_get_regs(struct net_device *dev,
11901 struct ethtool_regs *regs, void *_p)
11902{
1da177e4 11903 struct tg3 *tp = netdev_priv(dev);
1da177e4
LT		 11904
11905 regs->version = 0;
11906
97bd8e49 11907 memset(_p, 0, TG3_REG_BLK_SIZE);
1da177e4 11908
80096068 11909 if (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)
bc1c7567
MC		 11910 return;
11911
f47c11ee 11912 tg3_full_lock(tp, 0);
1da177e4 11913
97bd8e49 11914 tg3_dump_legacy_regs(tp, (u32 *)_p);
1da177e4 11915
f47c11ee 11916 tg3_full_unlock(tp);
1da177e4
LT		 11917}
11918
11919static int tg3_get_eeprom_len(struct net_device *dev)
11920{
11921 struct tg3 *tp = netdev_priv(dev);
11922
11923 return tp->nvram_size;
11924}
11925
1da177e4
LT		 11926static int tg3_get_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, u8 *data)
11927{
11928 struct tg3 *tp = netdev_priv(dev);
506724c4 11929 int ret, cpmu_restore = 0;
1da177e4 11930 u8 *pd;
506724c4 11931 u32 i, offset, len, b_offset, b_count, cpmu_val = 0;
a9dc529d 11932 __be32 val;
1da177e4 11933
63c3a66f 11934 if (tg3_flag(tp, NO_NVRAM))
df259d8c
MC		 11935 return -EINVAL;
11936
1da177e4
LT		 11937 offset = eeprom->offset;
11938 len = eeprom->len;
11939 eeprom->len = 0;
11940
11941 eeprom->magic = TG3_EEPROM_MAGIC;
11942
506724c4
PS		 11943 /* Override clock, link aware and link idle modes */
11944 if (tg3_flag(tp, CPMU_PRESENT)) {
11945 cpmu_val = tr32(TG3_CPMU_CTRL);
11946 if (cpmu_val & (CPMU_CTRL_LINK_AWARE_MODE |
11947 CPMU_CTRL_LINK_IDLE_MODE)) {
11948 tw32(TG3_CPMU_CTRL, cpmu_val &
11949 ~(CPMU_CTRL_LINK_AWARE_MODE |
11950 CPMU_CTRL_LINK_IDLE_MODE));
11951 cpmu_restore = 1;
11952 }
11953 }
11954 tg3_override_clk(tp);
11955
1da177e4
LT		 11956 if (offset & 3) {
11957 /* adjustments to start on required 4 byte boundary */
11958 b_offset = offset & 3;
11959 b_count = 4 - b_offset;
11960 if (b_count > len) {
11961 /* i.e. offset=1 len=2 */
11962 b_count = len;
11963 }
a9dc529d 11964 ret = tg3_nvram_read_be32(tp, offset-b_offset, &val);
1da177e4 11965 if (ret)
506724c4 11966 goto eeprom_done;
be98da6a 11967 memcpy(data, ((char *)&val) + b_offset, b_count);
1da177e4
LT		 11968 len -= b_count;
11969 offset += b_count;
c6cdf436 11970 eeprom->len += b_count;
1da177e4
LT		 11971 }
11972
25985edc 11973 /* read bytes up to the last 4 byte boundary */
1da177e4
LT		 11974 pd = &data[eeprom->len];
11975 for (i = 0; i < (len - (len & 3)); i += 4) {
a9dc529d 11976 ret = tg3_nvram_read_be32(tp, offset + i, &val);
1da177e4 11977 if (ret) {
506724c4
PS		 11978 if (i)
11979 i -= 4;
1da177e4 11980 eeprom->len += i;
506724c4 11981 goto eeprom_done;
1da177e4 11982 }
1da177e4 11983 memcpy(pd + i, &val, 4);
506724c4
PS		 11984 if (need_resched()) {
11985 if (signal_pending(current)) {
11986 eeprom->len += i;
11987 ret = -EINTR;
11988 goto eeprom_done;
11989 }
11990 cond_resched();
11991 }
1da177e4
LT		 11992 }
11993 eeprom->len += i;
11994
11995 if (len & 3) {
11996 /* read last bytes not ending on 4 byte boundary */
11997 pd = &data[eeprom->len];
11998 b_count = len & 3;
11999 b_offset = offset + len - b_count;
a9dc529d 12000 ret = tg3_nvram_read_be32(tp, b_offset, &val);
1da177e4 12001 if (ret)
506724c4 12002 goto eeprom_done;
b9fc7dc5 12003 memcpy(pd, &val, b_count);
1da177e4
LT		 12004 eeprom->len += b_count;
12005 }
506724c4
PS		 12006 ret = 0;
12007
12008eeprom_done:
12009 /* Restore clock, link aware and link idle modes */
12010 tg3_restore_clk(tp);
12011 if (cpmu_restore)
12012 tw32(TG3_CPMU_CTRL, cpmu_val);
12013
12014 return ret;
1da177e4
LT		 12015}
12016
1da177e4
LT		 12017static int tg3_set_eeprom(struct net_device *dev, struct ethtool_eeprom *eeprom, u8 *data)
12018{
12019 struct tg3 *tp = netdev_priv(dev);
12020 int ret;
b9fc7dc5 12021 u32 offset, len, b_offset, odd_len;
1da177e4 12022 u8 *buf;
a9dc529d 12023 __be32 start, end;
1da177e4 12024
63c3a66f 12025 if (tg3_flag(tp, NO_NVRAM) ||
df259d8c 12026 eeprom->magic != TG3_EEPROM_MAGIC)
1da177e4
LT		 12027 return -EINVAL;
12028
12029 offset = eeprom->offset;
12030 len = eeprom->len;
12031
12032 if ((b_offset = (offset & 3))) {
12033 /* adjustments to start on required 4 byte boundary */
a9dc529d 12034 ret = tg3_nvram_read_be32(tp, offset-b_offset, &start);
1da177e4
LT		 12035 if (ret)
12036 return ret;
1da177e4
LT		 12037 len += b_offset;
12038 offset &= ~3;
1c8594b4
MC		 12039 if (len < 4)
12040 len = 4;
1da177e4
LT		 12041 }
12042
12043 odd_len = 0;
1c8594b4 12044 if (len & 3) {
1da177e4
LT		 12045 /* adjustments to end on required 4 byte boundary */
12046 odd_len = 1;
12047 len = (len + 3) & ~3;
a9dc529d 12048 ret = tg3_nvram_read_be32(tp, offset+len-4, &end);
1da177e4
LT		 12049 if (ret)
12050 return ret;
1da177e4
LT		 12051 }
12052
12053 buf = data;
12054 if (b_offset || odd_len) {
12055 buf = kmalloc(len, GFP_KERNEL);
ab0049b4 12056 if (!buf)
1da177e4
LT		 12057 return -ENOMEM;
12058 if (b_offset)
12059 memcpy(buf, &start, 4);
12060 if (odd_len)
12061 memcpy(buf+len-4, &end, 4);
12062 memcpy(buf + b_offset, data, eeprom->len);
12063 }
12064
12065 ret = tg3_nvram_write_block(tp, offset, len, buf);
12066
12067 if (buf != data)
12068 kfree(buf);
12069
12070 return ret;
12071}
12072
12073static int tg3_get_settings(struct net_device *dev, struct ethtool_cmd *cmd)
12074{
b02fd9e3
MC		 12075 struct tg3 *tp = netdev_priv(dev);
12076
63c3a66f 12077 if (tg3_flag(tp, USE_PHYLIB)) {
3f0e3ad7 12078 struct phy_device *phydev;
f07e9af3 12079 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3 12080 return -EAGAIN;
ead2402c 12081 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
3f0e3ad7 12082 return phy_ethtool_gset(phydev, cmd);
b02fd9e3 12083 }
6aa20a22 12084
1da177e4
LT		 12085 cmd->supported = (SUPPORTED_Autoneg);
12086
f07e9af3 12087 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY))
1da177e4
LT		 12088 cmd->supported |= (SUPPORTED_1000baseT_Half |
12089 SUPPORTED_1000baseT_Full);
12090
f07e9af3 12091 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES)) {
1da177e4
LT		 12092 cmd->supported |= (SUPPORTED_100baseT_Half |
12093 SUPPORTED_100baseT_Full |
12094 SUPPORTED_10baseT_Half |
12095 SUPPORTED_10baseT_Full |
3bebab59 12096 SUPPORTED_TP);
ef348144
KK		 12097 cmd->port = PORT_TP;
12098 } else {
1da177e4 12099 cmd->supported |= SUPPORTED_FIBRE;
ef348144
KK		 12100 cmd->port = PORT_FIBRE;
12101 }
6aa20a22 12102
1da177e4 12103 cmd->advertising = tp->link_config.advertising;
5bb09778
MC		 12104 if (tg3_flag(tp, PAUSE_AUTONEG)) {
12105 if (tp->link_config.flowctrl & FLOW_CTRL_RX) {
12106 if (tp->link_config.flowctrl & FLOW_CTRL_TX) {
12107 cmd->advertising |= ADVERTISED_Pause;
12108 } else {
12109 cmd->advertising |= ADVERTISED_Pause |
12110 ADVERTISED_Asym_Pause;
12111 }
12112 } else if (tp->link_config.flowctrl & FLOW_CTRL_TX) {
12113 cmd->advertising |= ADVERTISED_Asym_Pause;
12114 }
12115 }
f4a46d1f 12116 if (netif_running(dev) && tp->link_up) {
70739497 12117 ethtool_cmd_speed_set(cmd, tp->link_config.active_speed);
1da177e4 12118 cmd->duplex = tp->link_config.active_duplex;
859edb26 12119 cmd->lp_advertising = tp->link_config.rmt_adv;
e348c5e7
MC		 12120 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES)) {
12121 if (tp->phy_flags & TG3_PHYFLG_MDIX_STATE)
12122 cmd->eth_tp_mdix = ETH_TP_MDI_X;
12123 else
12124 cmd->eth_tp_mdix = ETH_TP_MDI;
12125 }
64c22182 12126 } else {
e740522e
MC		 12127 ethtool_cmd_speed_set(cmd, SPEED_UNKNOWN);
12128 cmd->duplex = DUPLEX_UNKNOWN;
e348c5e7 12129 cmd->eth_tp_mdix = ETH_TP_MDI_INVALID;
1da177e4 12130 }
882e9793 12131 cmd->phy_address = tp->phy_addr;
7e5856bd 12132 cmd->transceiver = XCVR_INTERNAL;
1da177e4
LT		 12133 cmd->autoneg = tp->link_config.autoneg;
12134 cmd->maxtxpkt = 0;
12135 cmd->maxrxpkt = 0;
12136 return 0;
12137}
6aa20a22 12138
1da177e4
LT		 12139static int tg3_set_settings(struct net_device *dev, struct ethtool_cmd *cmd)
12140{
12141 struct tg3 *tp = netdev_priv(dev);
25db0338 12142 u32 speed = ethtool_cmd_speed(cmd);
6aa20a22 12143
63c3a66f 12144 if (tg3_flag(tp, USE_PHYLIB)) {
3f0e3ad7 12145 struct phy_device *phydev;
f07e9af3 12146 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3 12147 return -EAGAIN;
ead2402c 12148 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
3f0e3ad7 12149 return phy_ethtool_sset(phydev, cmd);
b02fd9e3
MC		 12150 }
12151
7e5856bd
MC		 12152 if (cmd->autoneg != AUTONEG_ENABLE &&
12153 cmd->autoneg != AUTONEG_DISABLE)
37ff238d 12154 return -EINVAL;
7e5856bd
MC		 12155
12156 if (cmd->autoneg == AUTONEG_DISABLE &&
12157 cmd->duplex != DUPLEX_FULL &&
12158 cmd->duplex != DUPLEX_HALF)
37ff238d 12159 return -EINVAL;
1da177e4 12160
7e5856bd
MC		 12161 if (cmd->autoneg == AUTONEG_ENABLE) {
12162 u32 mask = ADVERTISED_Autoneg |
12163 ADVERTISED_Pause |
12164 ADVERTISED_Asym_Pause;
12165
f07e9af3 12166 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY))
7e5856bd
MC		 12167 mask |= ADVERTISED_1000baseT_Half |
12168 ADVERTISED_1000baseT_Full;
12169
f07e9af3 12170 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES))
7e5856bd
MC		 12171 mask |= ADVERTISED_100baseT_Half |
12172 ADVERTISED_100baseT_Full |
12173 ADVERTISED_10baseT_Half |
12174 ADVERTISED_10baseT_Full |
12175 ADVERTISED_TP;
12176 else
12177 mask |= ADVERTISED_FIBRE;
12178
12179 if (cmd->advertising & ~mask)
12180 return -EINVAL;
12181
12182 mask &= (ADVERTISED_1000baseT_Half |
12183 ADVERTISED_1000baseT_Full |
12184 ADVERTISED_100baseT_Half |
12185 ADVERTISED_100baseT_Full |
12186 ADVERTISED_10baseT_Half |
12187 ADVERTISED_10baseT_Full);
12188
12189 cmd->advertising &= mask;
12190 } else {
f07e9af3 12191 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES) {
25db0338 12192 if (speed != SPEED_1000)
7e5856bd
MC		 12193 return -EINVAL;
12194
12195 if (cmd->duplex != DUPLEX_FULL)
12196 return -EINVAL;
12197 } else {
25db0338
DD		 12198 if (speed != SPEED_100 &&
12199 speed != SPEED_10)
7e5856bd
MC		 12200 return -EINVAL;
12201 }
12202 }
12203
f47c11ee 12204 tg3_full_lock(tp, 0);
1da177e4
LT		 12205
12206 tp->link_config.autoneg = cmd->autoneg;
12207 if (cmd->autoneg == AUTONEG_ENABLE) {
405d8e5c
AG		 12208 tp->link_config.advertising = (cmd->advertising |
12209 ADVERTISED_Autoneg);
e740522e
MC		 12210 tp->link_config.speed = SPEED_UNKNOWN;
12211 tp->link_config.duplex = DUPLEX_UNKNOWN;
1da177e4
LT		 12212 } else {
12213 tp->link_config.advertising = 0;
25db0338 12214 tp->link_config.speed = speed;
1da177e4 12215 tp->link_config.duplex = cmd->duplex;
b02fd9e3 12216 }
6aa20a22 12217
fdad8de4
NS		 12218 tp->phy_flags |= TG3_PHYFLG_USER_CONFIGURED;
12219
ce20f161
NS		 12220 tg3_warn_mgmt_link_flap(tp);
12221
1da177e4 12222 if (netif_running(dev))
953c96e0 12223 tg3_setup_phy(tp, true);
1da177e4 12224
f47c11ee 12225 tg3_full_unlock(tp);
6aa20a22 12226
1da177e4
LT		 12227 return 0;
12228}
6aa20a22 12229
1da177e4
LT		 12230static void tg3_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
12231{
12232 struct tg3 *tp = netdev_priv(dev);
6aa20a22 12233
68aad78c
RJ		 12234 strlcpy(info->driver, DRV_MODULE_NAME, sizeof(info->driver));
12235 strlcpy(info->version, DRV_MODULE_VERSION, sizeof(info->version));
12236 strlcpy(info->fw_version, tp->fw_ver, sizeof(info->fw_version));
12237 strlcpy(info->bus_info, pci_name(tp->pdev), sizeof(info->bus_info));
1da177e4 12238}
6aa20a22 12239
1da177e4
LT		 12240static void tg3_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
12241{
12242 struct tg3 *tp = netdev_priv(dev);
6aa20a22 12243
63c3a66f 12244 if (tg3_flag(tp, WOL_CAP) && device_can_wakeup(&tp->pdev->dev))
a85feb8c
GZ		 12245 wol->supported = WAKE_MAGIC;
12246 else
12247 wol->supported = 0;
1da177e4 12248 wol->wolopts = 0;
63c3a66f 12249 if (tg3_flag(tp, WOL_ENABLE) && device_can_wakeup(&tp->pdev->dev))
1da177e4
LT		 12250 wol->wolopts = WAKE_MAGIC;
12251 memset(&wol->sopass, 0, sizeof(wol->sopass));
12252}
6aa20a22 12253
1da177e4
LT		 12254static int tg3_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
12255{
12256 struct tg3 *tp = netdev_priv(dev);
12dac075 12257 struct device *dp = &tp->pdev->dev;
6aa20a22 12258
1da177e4
LT		 12259 if (wol->wolopts & ~WAKE_MAGIC)
12260 return -EINVAL;
12261 if ((wol->wolopts & WAKE_MAGIC) &&
63c3a66f 12262 !(tg3_flag(tp, WOL_CAP) && device_can_wakeup(dp)))
1da177e4 12263 return -EINVAL;
6aa20a22 12264
f2dc0d18
RW		 12265 device_set_wakeup_enable(dp, wol->wolopts & WAKE_MAGIC);
12266
f2dc0d18 12267 if (device_may_wakeup(dp))
63c3a66f 12268 tg3_flag_set(tp, WOL_ENABLE);
f2dc0d18 12269 else
63c3a66f 12270 tg3_flag_clear(tp, WOL_ENABLE);
6aa20a22 12271
1da177e4
LT		 12272 return 0;
12273}
6aa20a22 12274
1da177e4
LT		 12275static u32 tg3_get_msglevel(struct net_device *dev)
12276{
12277 struct tg3 *tp = netdev_priv(dev);
12278 return tp->msg_enable;
12279}
6aa20a22 12280
1da177e4
LT		 12281static void tg3_set_msglevel(struct net_device *dev, u32 value)
12282{
12283 struct tg3 *tp = netdev_priv(dev);
12284 tp->msg_enable = value;
12285}
6aa20a22 12286
1da177e4
LT		 12287static int tg3_nway_reset(struct net_device *dev)
12288{
12289 struct tg3 *tp = netdev_priv(dev);
1da177e4 12290 int r;
6aa20a22 12291
1da177e4
LT		 12292 if (!netif_running(dev))
12293 return -EAGAIN;
12294
f07e9af3 12295 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)
c94e3941
MC		 12296 return -EINVAL;
12297
ce20f161
NS		 12298 tg3_warn_mgmt_link_flap(tp);
12299
63c3a66f 12300 if (tg3_flag(tp, USE_PHYLIB)) {
f07e9af3 12301 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3 12302 return -EAGAIN;
ead2402c 12303 r = phy_start_aneg(tp->mdio_bus->phy_map[tp->phy_addr]);
b02fd9e3
MC		 12304 } else {
12305 u32 bmcr;
12306
12307 spin_lock_bh(&tp->lock);
12308 r = -EINVAL;
12309 tg3_readphy(tp, MII_BMCR, &bmcr);
12310 if (!tg3_readphy(tp, MII_BMCR, &bmcr) &&
12311 ((bmcr & BMCR_ANENABLE) ||
f07e9af3 12312 (tp->phy_flags & TG3_PHYFLG_PARALLEL_DETECT))) {
b02fd9e3
MC		 12313 tg3_writephy(tp, MII_BMCR, bmcr | BMCR_ANRESTART |
12314 BMCR_ANENABLE);
12315 r = 0;
12316 }
12317 spin_unlock_bh(&tp->lock);
1da177e4 12318 }
6aa20a22 12319
1da177e4
LT		 12320 return r;
12321}
6aa20a22 12322
1da177e4
LT		 12323static void tg3_get_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
12324{
12325 struct tg3 *tp = netdev_priv(dev);
6aa20a22 12326
2c49a44d 12327 ering->rx_max_pending = tp->rx_std_ring_mask;
63c3a66f 12328 if (tg3_flag(tp, JUMBO_RING_ENABLE))
2c49a44d 12329 ering->rx_jumbo_max_pending = tp->rx_jmb_ring_mask;
4f81c32b
MC		 12330 else
12331 ering->rx_jumbo_max_pending = 0;
12332
12333 ering->tx_max_pending = TG3_TX_RING_SIZE - 1;
1da177e4
LT		 12334
12335 ering->rx_pending = tp->rx_pending;
63c3a66f 12336 if (tg3_flag(tp, JUMBO_RING_ENABLE))
4f81c32b
MC		 12337 ering->rx_jumbo_pending = tp->rx_jumbo_pending;
12338 else
12339 ering->rx_jumbo_pending = 0;
12340
f3f3f27e 12341 ering->tx_pending = tp->napi[0].tx_pending;
1da177e4 12342}
6aa20a22 12343
1da177e4
LT		 12344static int tg3_set_ringparam(struct net_device *dev, struct ethtool_ringparam *ering)
12345{
12346 struct tg3 *tp = netdev_priv(dev);
646c9edd 12347 int i, irq_sync = 0, err = 0;
6aa20a22 12348
2c49a44d
MC		 12349 if ((ering->rx_pending > tp->rx_std_ring_mask) ||
12350 (ering->rx_jumbo_pending > tp->rx_jmb_ring_mask) ||
bc3a9254
MC		 12351 (ering->tx_pending > TG3_TX_RING_SIZE - 1) ||
12352 (ering->tx_pending <= MAX_SKB_FRAGS) ||
63c3a66f 12353 (tg3_flag(tp, TSO_BUG) &&
bc3a9254 12354 (ering->tx_pending <= (MAX_SKB_FRAGS * 3))))
1da177e4 12355 return -EINVAL;
6aa20a22 12356
bbe832c0 12357 if (netif_running(dev)) {
b02fd9e3 12358 tg3_phy_stop(tp);
1da177e4 12359 tg3_netif_stop(tp);
bbe832c0
MC		 12360 irq_sync = 1;
12361 }
1da177e4 12362
bbe832c0 12363 tg3_full_lock(tp, irq_sync);
6aa20a22 12364
1da177e4
LT		 12365 tp->rx_pending = ering->rx_pending;
12366
63c3a66f 12367 if (tg3_flag(tp, MAX_RXPEND_64) &&
1da177e4
LT		 12368 tp->rx_pending > 63)
12369 tp->rx_pending = 63;
ba67b510
IV		 12370
12371 if (tg3_flag(tp, JUMBO_RING_ENABLE))
12372 tp->rx_jumbo_pending = ering->rx_jumbo_pending;
646c9edd 12373
6fd45cb8 12374 for (i = 0; i < tp->irq_max; i++)
646c9edd 12375 tp->napi[i].tx_pending = ering->tx_pending;
1da177e4
LT		 12376
12377 if (netif_running(dev)) {
944d980e 12378 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
953c96e0 12379 err = tg3_restart_hw(tp, false);
b9ec6c1b
MC		 12380 if (!err)
12381 tg3_netif_start(tp);
1da177e4
LT		 12382 }
12383
f47c11ee 12384 tg3_full_unlock(tp);
6aa20a22 12385
b02fd9e3
MC		 12386 if (irq_sync && !err)
12387 tg3_phy_start(tp);
12388
b9ec6c1b 12389 return err;
1da177e4 12390}
6aa20a22 12391
1da177e4
LT		 12392static void tg3_get_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
12393{
12394 struct tg3 *tp = netdev_priv(dev);
6aa20a22 12395
63c3a66f 12396 epause->autoneg = !!tg3_flag(tp, PAUSE_AUTONEG);
8d018621 12397
4a2db503 12398 if (tp->link_config.flowctrl & FLOW_CTRL_RX)
8d018621
MC		 12399 epause->rx_pause = 1;
12400 else
12401 epause->rx_pause = 0;
12402
4a2db503 12403 if (tp->link_config.flowctrl & FLOW_CTRL_TX)
8d018621
MC		 12404 epause->tx_pause = 1;
12405 else
12406 epause->tx_pause = 0;
1da177e4 12407}
6aa20a22 12408
1da177e4
LT		 12409static int tg3_set_pauseparam(struct net_device *dev, struct ethtool_pauseparam *epause)
12410{
12411 struct tg3 *tp = netdev_priv(dev);
b02fd9e3 12412 int err = 0;
6aa20a22 12413
ce20f161
NS		 12414 if (tp->link_config.autoneg == AUTONEG_ENABLE)
12415 tg3_warn_mgmt_link_flap(tp);
12416
63c3a66f 12417 if (tg3_flag(tp, USE_PHYLIB)) {
2712168f
MC		 12418 u32 newadv;
12419 struct phy_device *phydev;
1da177e4 12420
ead2402c 12421 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
f47c11ee 12422
2712168f
MC		 12423 if (!(phydev->supported & SUPPORTED_Pause) ||
12424 (!(phydev->supported & SUPPORTED_Asym_Pause) &&
2259dca3 12425 (epause->rx_pause != epause->tx_pause)))
2712168f 12426 return -EINVAL;
1da177e4 12427
2712168f
MC		 12428 tp->link_config.flowctrl = 0;
12429 if (epause->rx_pause) {
12430 tp->link_config.flowctrl |= FLOW_CTRL_RX;
12431
12432 if (epause->tx_pause) {
12433 tp->link_config.flowctrl |= FLOW_CTRL_TX;
12434 newadv = ADVERTISED_Pause;
b02fd9e3 12435 } else
2712168f
MC		 12436 newadv = ADVERTISED_Pause |
12437 ADVERTISED_Asym_Pause;
12438 } else if (epause->tx_pause) {
12439 tp->link_config.flowctrl |= FLOW_CTRL_TX;
12440 newadv = ADVERTISED_Asym_Pause;
12441 } else
12442 newadv = 0;
12443
12444 if (epause->autoneg)
63c3a66f 12445 tg3_flag_set(tp, PAUSE_AUTONEG);
2712168f 12446 else
63c3a66f 12447 tg3_flag_clear(tp, PAUSE_AUTONEG);
2712168f 12448
f07e9af3 12449 if (tp->phy_flags & TG3_PHYFLG_IS_CONNECTED) {
2712168f
MC		 12450 u32 oldadv = phydev->advertising &
12451 (ADVERTISED_Pause | ADVERTISED_Asym_Pause);
12452 if (oldadv != newadv) {
12453 phydev->advertising &=
12454 ~(ADVERTISED_Pause |
12455 ADVERTISED_Asym_Pause);
12456 phydev->advertising |= newadv;
12457 if (phydev->autoneg) {
12458 /*
12459 * Always renegotiate the link to
12460 * inform our link partner of our
12461 * flow control settings, even if the
12462 * flow control is forced. Let
12463 * tg3_adjust_link() do the final
12464 * flow control setup.
12465 */
12466 return phy_start_aneg(phydev);
b02fd9e3 12467 }
b02fd9e3 12468 }
b02fd9e3 12469
2712168f 12470 if (!epause->autoneg)
b02fd9e3 12471 tg3_setup_flow_control(tp, 0, 0);
2712168f 12472 } else {
c6700ce2 12473 tp->link_config.advertising &=
2712168f
MC		 12474 ~(ADVERTISED_Pause |
12475 ADVERTISED_Asym_Pause);
c6700ce2 12476 tp->link_config.advertising |= newadv;
b02fd9e3
MC		 12477 }
12478 } else {
12479 int irq_sync = 0;
12480
12481 if (netif_running(dev)) {
12482 tg3_netif_stop(tp);
12483 irq_sync = 1;
12484 }
12485
12486 tg3_full_lock(tp, irq_sync);
12487
12488 if (epause->autoneg)
63c3a66f 12489 tg3_flag_set(tp, PAUSE_AUTONEG);
b02fd9e3 12490 else
63c3a66f 12491 tg3_flag_clear(tp, PAUSE_AUTONEG);
b02fd9e3 12492 if (epause->rx_pause)
e18ce346 12493 tp->link_config.flowctrl |= FLOW_CTRL_RX;
b02fd9e3 12494 else
e18ce346 12495 tp->link_config.flowctrl &= ~FLOW_CTRL_RX;
b02fd9e3 12496 if (epause->tx_pause)
e18ce346 12497 tp->link_config.flowctrl |= FLOW_CTRL_TX;
b02fd9e3 12498 else
e18ce346 12499 tp->link_config.flowctrl &= ~FLOW_CTRL_TX;
b02fd9e3
MC		 12500
12501 if (netif_running(dev)) {
12502 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
953c96e0 12503 err = tg3_restart_hw(tp, false);
b02fd9e3
MC		 12504 if (!err)
12505 tg3_netif_start(tp);
12506 }
12507
12508 tg3_full_unlock(tp);
12509 }
6aa20a22 12510
fdad8de4
NS		 12511 tp->phy_flags |= TG3_PHYFLG_USER_CONFIGURED;
12512
b9ec6c1b 12513 return err;
1da177e4 12514}
6aa20a22 12515
de6f31eb 12516static int tg3_get_sset_count(struct net_device *dev, int sset)
1da177e4 12517{
b9f2c044
JG		 12518 switch (sset) {
12519 case ETH_SS_TEST:
12520 return TG3_NUM_TEST;
12521 case ETH_SS_STATS:
12522 return TG3_NUM_STATS;
12523 default:
12524 return -EOPNOTSUPP;
12525 }
4cafd3f5
MC		 12526}
12527
90415477
MC		 12528static int tg3_get_rxnfc(struct net_device *dev, struct ethtool_rxnfc *info,
12529 u32 *rules __always_unused)
12530{
12531 struct tg3 *tp = netdev_priv(dev);
12532
12533 if (!tg3_flag(tp, SUPPORT_MSIX))
12534 return -EOPNOTSUPP;
12535
12536 switch (info->cmd) {
12537 case ETHTOOL_GRXRINGS:
12538 if (netif_running(tp->dev))
9102426a 12539 info->data = tp->rxq_cnt;
90415477
MC		 12540 else {
12541 info->data = num_online_cpus();
9102426a
MC		 12542 if (info->data > TG3_RSS_MAX_NUM_QS)
12543 info->data = TG3_RSS_MAX_NUM_QS;
90415477
MC		 12544 }
12545
12546 /* The first interrupt vector only
12547 * handles link interrupts.
12548 */
12549 info->data -= 1;
12550 return 0;
12551
12552 default:
12553 return -EOPNOTSUPP;
12554 }
12555}
12556
12557static u32 tg3_get_rxfh_indir_size(struct net_device *dev)
12558{
12559 u32 size = 0;
12560 struct tg3 *tp = netdev_priv(dev);
12561
12562 if (tg3_flag(tp, SUPPORT_MSIX))
12563 size = TG3_RSS_INDIR_TBL_SIZE;
12564
12565 return size;
12566}
12567
892311f6 12568static int tg3_get_rxfh(struct net_device *dev, u32 *indir, u8 *key, u8 *hfunc)
90415477
MC		 12569{
12570 struct tg3 *tp = netdev_priv(dev);
12571 int i;
12572
892311f6
EP		 12573 if (hfunc)
12574 *hfunc = ETH_RSS_HASH_TOP;
12575 if (!indir)
12576 return 0;
12577
90415477
MC		 12578 for (i = 0; i < TG3_RSS_INDIR_TBL_SIZE; i++)
12579 indir[i] = tp->rss_ind_tbl[i];
12580
12581 return 0;
12582}
12583
892311f6
EP		 12584static int tg3_set_rxfh(struct net_device *dev, const u32 *indir, const u8 *key,
12585 const u8 hfunc)
90415477
MC		 12586{
12587 struct tg3 *tp = netdev_priv(dev);
12588 size_t i;
12589
892311f6
EP		 12590 /* We require at least one supported parameter to be changed and no
12591 * change in any of the unsupported parameters
12592 */
12593 if (key ||
12594 (hfunc != ETH_RSS_HASH_NO_CHANGE && hfunc != ETH_RSS_HASH_TOP))
12595 return -EOPNOTSUPP;
12596
12597 if (!indir)
12598 return 0;
12599
90415477
MC		 12600 for (i = 0; i < TG3_RSS_INDIR_TBL_SIZE; i++)
12601 tp->rss_ind_tbl[i] = indir[i];
12602
12603 if (!netif_running(dev) || !tg3_flag(tp, ENABLE_RSS))
12604 return 0;
12605
12606 /* It is legal to write the indirection
12607 * table while the device is running.
12608 */
12609 tg3_full_lock(tp, 0);
12610 tg3_rss_write_indir_tbl(tp);
12611 tg3_full_unlock(tp);
12612
12613 return 0;
12614}
12615
0968169c
MC		 12616static void tg3_get_channels(struct net_device *dev,
12617 struct ethtool_channels *channel)
12618{
12619 struct tg3 *tp = netdev_priv(dev);
12620 u32 deflt_qs = netif_get_num_default_rss_queues();
12621
12622 channel->max_rx = tp->rxq_max;
12623 channel->max_tx = tp->txq_max;
12624
12625 if (netif_running(dev)) {
12626 channel->rx_count = tp->rxq_cnt;
12627 channel->tx_count = tp->txq_cnt;
12628 } else {
12629 if (tp->rxq_req)
12630 channel->rx_count = tp->rxq_req;
12631 else
12632 channel->rx_count = min(deflt_qs, tp->rxq_max);
12633
12634 if (tp->txq_req)
12635 channel->tx_count = tp->txq_req;
12636 else
12637 channel->tx_count = min(deflt_qs, tp->txq_max);
12638 }
12639}
12640
12641static int tg3_set_channels(struct net_device *dev,
12642 struct ethtool_channels *channel)
12643{
12644 struct tg3 *tp = netdev_priv(dev);
12645
12646 if (!tg3_flag(tp, SUPPORT_MSIX))
12647 return -EOPNOTSUPP;
12648
12649 if (channel->rx_count > tp->rxq_max ||
12650 channel->tx_count > tp->txq_max)
12651 return -EINVAL;
12652
12653 tp->rxq_req = channel->rx_count;
12654 tp->txq_req = channel->tx_count;
12655
12656 if (!netif_running(dev))
12657 return 0;
12658
12659 tg3_stop(tp);
12660
f4a46d1f 12661 tg3_carrier_off(tp);
0968169c 12662
be947307 12663 tg3_start(tp, true, false, false);
0968169c
MC		 12664
12665 return 0;
12666}
12667
de6f31eb 12668static void tg3_get_strings(struct net_device *dev, u32 stringset, u8 *buf)
1da177e4
LT		 12669{
12670 switch (stringset) {
12671 case ETH_SS_STATS:
12672 memcpy(buf, &ethtool_stats_keys, sizeof(ethtool_stats_keys));
12673 break;
4cafd3f5
MC		 12674 case ETH_SS_TEST:
12675 memcpy(buf, &ethtool_test_keys, sizeof(ethtool_test_keys));
12676 break;
1da177e4
LT		 12677 default:
12678 WARN_ON(1); /* we need a WARN() */
12679 break;
12680 }
12681}
12682
81b8709c 12683static int tg3_set_phys_id(struct net_device *dev,
12684 enum ethtool_phys_id_state state)
4009a93d
MC		 12685{
12686 struct tg3 *tp = netdev_priv(dev);
4009a93d
MC		 12687
12688 if (!netif_running(tp->dev))
12689 return -EAGAIN;
12690
81b8709c 12691 switch (state) {
12692 case ETHTOOL_ID_ACTIVE:
fce55922 12693 return 1; /* cycle on/off once per second */
4009a93d 12694
81b8709c 12695 case ETHTOOL_ID_ON:
12696 tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
12697 LED_CTRL_1000MBPS_ON |
12698 LED_CTRL_100MBPS_ON |
12699 LED_CTRL_10MBPS_ON |
12700 LED_CTRL_TRAFFIC_OVERRIDE |
12701 LED_CTRL_TRAFFIC_BLINK |
12702 LED_CTRL_TRAFFIC_LED);
12703 break;
6aa20a22 12704
81b8709c 12705 case ETHTOOL_ID_OFF:
12706 tw32(MAC_LED_CTRL, LED_CTRL_LNKLED_OVERRIDE |
12707 LED_CTRL_TRAFFIC_OVERRIDE);
12708 break;
4009a93d 12709
81b8709c 12710 case ETHTOOL_ID_INACTIVE:
12711 tw32(MAC_LED_CTRL, tp->led_ctrl);
12712 break;
4009a93d 12713 }
81b8709c 12714
4009a93d
MC		 12715 return 0;
12716}
12717
de6f31eb 12718static void tg3_get_ethtool_stats(struct net_device *dev,
1da177e4
LT		 12719 struct ethtool_stats *estats, u64 *tmp_stats)
12720{
12721 struct tg3 *tp = netdev_priv(dev);
0e6c9da3 12722
b546e46f
MC		 12723 if (tp->hw_stats)
12724 tg3_get_estats(tp, (struct tg3_ethtool_stats *)tmp_stats);
12725 else
12726 memset(tmp_stats, 0, sizeof(struct tg3_ethtool_stats));
1da177e4
LT		 12727}
12728
535a490e 12729static __be32 *tg3_vpd_readblock(struct tg3 *tp, u32 *vpdlen)
c3e94500
MC		 12730{
12731 int i;
12732 __be32 *buf;
12733 u32 offset = 0, len = 0;
12734 u32 magic, val;
12735
63c3a66f 12736 if (tg3_flag(tp, NO_NVRAM) || tg3_nvram_read(tp, 0, &magic))
c3e94500
MC		 12737 return NULL;
12738
12739 if (magic == TG3_EEPROM_MAGIC) {
12740 for (offset = TG3_NVM_DIR_START;
12741 offset < TG3_NVM_DIR_END;
12742 offset += TG3_NVM_DIRENT_SIZE) {
12743 if (tg3_nvram_read(tp, offset, &val))
12744 return NULL;
12745
12746 if ((val >> TG3_NVM_DIRTYPE_SHIFT) ==
12747 TG3_NVM_DIRTYPE_EXTVPD)
12748 break;
12749 }
12750
12751 if (offset != TG3_NVM_DIR_END) {
12752 len = (val & TG3_NVM_DIRTYPE_LENMSK) * 4;
12753 if (tg3_nvram_read(tp, offset + 4, &offset))
12754 return NULL;
12755
12756 offset = tg3_nvram_logical_addr(tp, offset);
12757 }
12758 }
12759
12760 if (!offset || !len) {
12761 offset = TG3_NVM_VPD_OFF;
12762 len = TG3_NVM_VPD_LEN;
12763 }
12764
12765 buf = kmalloc(len, GFP_KERNEL);
12766 if (buf == NULL)
12767 return NULL;
12768
12769 if (magic == TG3_EEPROM_MAGIC) {
12770 for (i = 0; i < len; i += 4) {
12771 /* The data is in little-endian format in NVRAM.
12772 * Use the big-endian read routines to preserve
12773 * the byte order as it exists in NVRAM.
12774 */
12775 if (tg3_nvram_read_be32(tp, offset + i, &buf[i/4]))
12776 goto error;
12777 }
12778 } else {
12779 u8 *ptr;
12780 ssize_t cnt;
12781 unsigned int pos = 0;
12782
12783 ptr = (u8 *)&buf[0];
12784 for (i = 0; pos < len && i < 3; i++, pos += cnt, ptr += cnt) {
12785 cnt = pci_read_vpd(tp->pdev, pos,
12786 len - pos, ptr);
12787 if (cnt == -ETIMEDOUT || cnt == -EINTR)
12788 cnt = 0;
12789 else if (cnt < 0)
12790 goto error;
12791 }
12792 if (pos != len)
12793 goto error;
12794 }
12795
535a490e
MC		 12796 *vpdlen = len;
12797
c3e94500
MC		 12798 return buf;
12799
12800error:
12801 kfree(buf);
12802 return NULL;
12803}
12804
566f86ad 12805#define NVRAM_TEST_SIZE 0x100
a5767dec
MC		 12806#define NVRAM_SELFBOOT_FORMAT1_0_SIZE 0x14
12807#define NVRAM_SELFBOOT_FORMAT1_2_SIZE 0x18
12808#define NVRAM_SELFBOOT_FORMAT1_3_SIZE 0x1c
727a6d9f
MC		 12809#define NVRAM_SELFBOOT_FORMAT1_4_SIZE 0x20
12810#define NVRAM_SELFBOOT_FORMAT1_5_SIZE 0x24
bda18faf 12811#define NVRAM_SELFBOOT_FORMAT1_6_SIZE 0x50
b16250e3
MC		 12812#define NVRAM_SELFBOOT_HW_SIZE 0x20
12813#define NVRAM_SELFBOOT_DATA_SIZE 0x1c
566f86ad
MC		 12814
12815static int tg3_test_nvram(struct tg3 *tp)
12816{
535a490e 12817 u32 csum, magic, len;
a9dc529d 12818 __be32 *buf;
ab0049b4 12819 int i, j, k, err = 0, size;
566f86ad 12820
63c3a66f 12821 if (tg3_flag(tp, NO_NVRAM))
df259d8c
MC		 12822 return 0;
12823
e4f34110 12824 if (tg3_nvram_read(tp, 0, &magic) != 0)
1b27777a
MC		 12825 return -EIO;
12826
1b27777a
MC		 12827 if (magic == TG3_EEPROM_MAGIC)
12828 size = NVRAM_TEST_SIZE;
b16250e3 12829 else if ((magic & TG3_EEPROM_MAGIC_FW_MSK) == TG3_EEPROM_MAGIC_FW) {
a5767dec
MC		 12830 if ((magic & TG3_EEPROM_SB_FORMAT_MASK) ==
12831 TG3_EEPROM_SB_FORMAT_1) {
12832 switch (magic & TG3_EEPROM_SB_REVISION_MASK) {
12833 case TG3_EEPROM_SB_REVISION_0:
12834 size = NVRAM_SELFBOOT_FORMAT1_0_SIZE;
12835 break;
12836 case TG3_EEPROM_SB_REVISION_2:
12837 size = NVRAM_SELFBOOT_FORMAT1_2_SIZE;
12838 break;
12839 case TG3_EEPROM_SB_REVISION_3:
12840 size = NVRAM_SELFBOOT_FORMAT1_3_SIZE;
12841 break;
727a6d9f
MC		 12842 case TG3_EEPROM_SB_REVISION_4:
12843 size = NVRAM_SELFBOOT_FORMAT1_4_SIZE;
12844 break;
12845 case TG3_EEPROM_SB_REVISION_5:
12846 size = NVRAM_SELFBOOT_FORMAT1_5_SIZE;
12847 break;
12848 case TG3_EEPROM_SB_REVISION_6:
12849 size = NVRAM_SELFBOOT_FORMAT1_6_SIZE;
12850 break;
a5767dec 12851 default:
727a6d9f 12852 return -EIO;
a5767dec
MC		 12853 }
12854 } else
1b27777a 12855 return 0;
b16250e3
MC		 12856 } else if ((magic & TG3_EEPROM_MAGIC_HW_MSK) == TG3_EEPROM_MAGIC_HW)
12857 size = NVRAM_SELFBOOT_HW_SIZE;
12858 else
1b27777a
MC		 12859 return -EIO;
12860
12861 buf = kmalloc(size, GFP_KERNEL);
566f86ad
MC		 12862 if (buf == NULL)
12863 return -ENOMEM;
12864
1b27777a
MC		 12865 err = -EIO;
12866 for (i = 0, j = 0; i < size; i += 4, j++) {
a9dc529d
MC		 12867 err = tg3_nvram_read_be32(tp, i, &buf[j]);
12868 if (err)
566f86ad 12869 break;
566f86ad 12870 }
1b27777a 12871 if (i < size)
566f86ad
MC		 12872 goto out;
12873
1b27777a 12874 /* Selfboot format */
a9dc529d 12875 magic = be32_to_cpu(buf[0]);
b9fc7dc5 12876 if ((magic & TG3_EEPROM_MAGIC_FW_MSK) ==
b16250e3 12877 TG3_EEPROM_MAGIC_FW) {
1b27777a
MC		 12878 u8 *buf8 = (u8 *) buf, csum8 = 0;
12879
b9fc7dc5 12880 if ((magic & TG3_EEPROM_SB_REVISION_MASK) ==
a5767dec
MC		 12881 TG3_EEPROM_SB_REVISION_2) {
12882 /* For rev 2, the csum doesn't include the MBA. */
12883 for (i = 0; i < TG3_EEPROM_SB_F1R2_MBA_OFF; i++)
12884 csum8 += buf8[i];
12885 for (i = TG3_EEPROM_SB_F1R2_MBA_OFF + 4; i < size; i++)
12886 csum8 += buf8[i];
12887 } else {
12888 for (i = 0; i < size; i++)
12889 csum8 += buf8[i];
12890 }
1b27777a 12891
ad96b485
AB		 12892 if (csum8 == 0) {
12893 err = 0;
12894 goto out;
12895 }
12896
12897 err = -EIO;
12898 goto out;
1b27777a 12899 }
566f86ad 12900
b9fc7dc5 12901 if ((magic & TG3_EEPROM_MAGIC_HW_MSK) ==
b16250e3
MC		 12902 TG3_EEPROM_MAGIC_HW) {
12903 u8 data[NVRAM_SELFBOOT_DATA_SIZE];
a9dc529d 12904 u8 parity[NVRAM_SELFBOOT_DATA_SIZE];
b16250e3 12905 u8 *buf8 = (u8 *) buf;
b16250e3
MC		 12906
12907 /* Separate the parity bits and the data bytes. */
12908 for (i = 0, j = 0, k = 0; i < NVRAM_SELFBOOT_HW_SIZE; i++) {
12909 if ((i == 0) || (i == 8)) {
12910 int l;
12911 u8 msk;
12912
12913 for (l = 0, msk = 0x80; l < 7; l++, msk >>= 1)
12914 parity[k++] = buf8[i] & msk;
12915 i++;
859a5887 12916 } else if (i == 16) {
b16250e3
MC		 12917 int l;
12918 u8 msk;
12919
12920 for (l = 0, msk = 0x20; l < 6; l++, msk >>= 1)
12921 parity[k++] = buf8[i] & msk;
12922 i++;
12923
12924 for (l = 0, msk = 0x80; l < 8; l++, msk >>= 1)
12925 parity[k++] = buf8[i] & msk;
12926 i++;
12927 }
12928 data[j++] = buf8[i];
12929 }
12930
12931 err = -EIO;
12932 for (i = 0; i < NVRAM_SELFBOOT_DATA_SIZE; i++) {
12933 u8 hw8 = hweight8(data[i]);
12934
12935 if ((hw8 & 0x1) && parity[i])
12936 goto out;
12937 else if (!(hw8 & 0x1) && !parity[i])
12938 goto out;
12939 }
12940 err = 0;
12941 goto out;
12942 }
12943
01c3a392
MC		 12944 err = -EIO;
12945
566f86ad
MC		 12946 /* Bootstrap checksum at offset 0x10 */
12947 csum = calc_crc((unsigned char *) buf, 0x10);
01c3a392 12948 if (csum != le32_to_cpu(buf[0x10/4]))
566f86ad
MC		 12949 goto out;
12950
12951 /* Manufacturing block starts at offset 0x74, checksum at 0xfc */
12952 csum = calc_crc((unsigned char *) &buf[0x74/4], 0x88);
01c3a392 12953 if (csum != le32_to_cpu(buf[0xfc/4]))
a9dc529d 12954 goto out;
566f86ad 12955
c3e94500
MC		 12956 kfree(buf);
12957
535a490e 12958 buf = tg3_vpd_readblock(tp, &len);
c3e94500
MC		 12959 if (!buf)
12960 return -ENOMEM;
d4894f3e 12961
535a490e 12962 i = pci_vpd_find_tag((u8 *)buf, 0, len, PCI_VPD_LRDT_RO_DATA);
d4894f3e
MC		 12963 if (i > 0) {
12964 j = pci_vpd_lrdt_size(&((u8 *)buf)[i]);
12965 if (j < 0)
12966 goto out;
12967
535a490e 12968 if (i + PCI_VPD_LRDT_TAG_SIZE + j > len)
d4894f3e
MC		 12969 goto out;
12970
12971 i += PCI_VPD_LRDT_TAG_SIZE;
12972 j = pci_vpd_find_info_keyword((u8 *)buf, i, j,
12973 PCI_VPD_RO_KEYWORD_CHKSUM);
12974 if (j > 0) {
12975 u8 csum8 = 0;
12976
12977 j += PCI_VPD_INFO_FLD_HDR_SIZE;
12978
12979 for (i = 0; i <= j; i++)
12980 csum8 += ((u8 *)buf)[i];
12981
12982 if (csum8)
12983 goto out;
12984 }
12985 }
12986
566f86ad
MC		 12987 err = 0;
12988
12989out:
12990 kfree(buf);
12991 return err;
12992}
12993
ca43007a
MC		 12994#define TG3_SERDES_TIMEOUT_SEC 2
12995#define TG3_COPPER_TIMEOUT_SEC 6
12996
12997static int tg3_test_link(struct tg3 *tp)
12998{
12999 int i, max;
13000
13001 if (!netif_running(tp->dev))
13002 return -ENODEV;
13003
f07e9af3 13004 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES)
ca43007a
MC		 13005 max = TG3_SERDES_TIMEOUT_SEC;
13006 else
13007 max = TG3_COPPER_TIMEOUT_SEC;
13008
13009 for (i = 0; i < max; i++) {
f4a46d1f 13010 if (tp->link_up)
ca43007a
MC		 13011 return 0;
13012
13013 if (msleep_interruptible(1000))
13014 break;
13015 }
13016
13017 return -EIO;
13018}
13019
a71116d1 13020/* Only test the commonly used registers */
30ca3e37 13021static int tg3_test_registers(struct tg3 *tp)
a71116d1 13022{
b16250e3 13023 int i, is_5705, is_5750;
a71116d1
MC		 13024 u32 offset, read_mask, write_mask, val, save_val, read_val;
13025 static struct {
13026 u16 offset;
13027 u16 flags;
13028#define TG3_FL_5705 0x1
13029#define TG3_FL_NOT_5705 0x2
13030#define TG3_FL_NOT_5788 0x4
b16250e3 13031#define TG3_FL_NOT_5750 0x8
a71116d1
MC		 13032 u32 read_mask;
13033 u32 write_mask;
13034 } reg_tbl[] = {
13035 /* MAC Control Registers */
13036 { MAC_MODE, TG3_FL_NOT_5705,
13037 0x00000000, 0x00ef6f8c },
13038 { MAC_MODE, TG3_FL_5705,
13039 0x00000000, 0x01ef6b8c },
13040 { MAC_STATUS, TG3_FL_NOT_5705,
13041 0x03800107, 0x00000000 },
13042 { MAC_STATUS, TG3_FL_5705,
13043 0x03800100, 0x00000000 },
13044 { MAC_ADDR_0_HIGH, 0x0000,
13045 0x00000000, 0x0000ffff },
13046 { MAC_ADDR_0_LOW, 0x0000,
c6cdf436 13047 0x00000000, 0xffffffff },
a71116d1
MC		 13048 { MAC_RX_MTU_SIZE, 0x0000,
13049 0x00000000, 0x0000ffff },
13050 { MAC_TX_MODE, 0x0000,
13051 0x00000000, 0x00000070 },
13052 { MAC_TX_LENGTHS, 0x0000,
13053 0x00000000, 0x00003fff },
13054 { MAC_RX_MODE, TG3_FL_NOT_5705,
13055 0x00000000, 0x000007fc },
13056 { MAC_RX_MODE, TG3_FL_5705,
13057 0x00000000, 0x000007dc },
13058 { MAC_HASH_REG_0, 0x0000,
13059 0x00000000, 0xffffffff },
13060 { MAC_HASH_REG_1, 0x0000,
13061 0x00000000, 0xffffffff },
13062 { MAC_HASH_REG_2, 0x0000,
13063 0x00000000, 0xffffffff },
13064 { MAC_HASH_REG_3, 0x0000,
13065 0x00000000, 0xffffffff },
13066
13067 /* Receive Data and Receive BD Initiator Control Registers. */
13068 { RCVDBDI_JUMBO_BD+0, TG3_FL_NOT_5705,
13069 0x00000000, 0xffffffff },
13070 { RCVDBDI_JUMBO_BD+4, TG3_FL_NOT_5705,
13071 0x00000000, 0xffffffff },
13072 { RCVDBDI_JUMBO_BD+8, TG3_FL_NOT_5705,
13073 0x00000000, 0x00000003 },
13074 { RCVDBDI_JUMBO_BD+0xc, TG3_FL_NOT_5705,
13075 0x00000000, 0xffffffff },
13076 { RCVDBDI_STD_BD+0, 0x0000,
13077 0x00000000, 0xffffffff },
13078 { RCVDBDI_STD_BD+4, 0x0000,
13079 0x00000000, 0xffffffff },
13080 { RCVDBDI_STD_BD+8, 0x0000,
13081 0x00000000, 0xffff0002 },
13082 { RCVDBDI_STD_BD+0xc, 0x0000,
13083 0x00000000, 0xffffffff },
6aa20a22 13084
a71116d1
MC		 13085 /* Receive BD Initiator Control Registers. */
13086 { RCVBDI_STD_THRESH, TG3_FL_NOT_5705,
13087 0x00000000, 0xffffffff },
13088 { RCVBDI_STD_THRESH, TG3_FL_5705,
13089 0x00000000, 0x000003ff },
13090 { RCVBDI_JUMBO_THRESH, TG3_FL_NOT_5705,
13091 0x00000000, 0xffffffff },
6aa20a22 13092
a71116d1
MC		 13093 /* Host Coalescing Control Registers. */
13094 { HOSTCC_MODE, TG3_FL_NOT_5705,
13095 0x00000000, 0x00000004 },
13096 { HOSTCC_MODE, TG3_FL_5705,
13097 0x00000000, 0x000000f6 },
13098 { HOSTCC_RXCOL_TICKS, TG3_FL_NOT_5705,
13099 0x00000000, 0xffffffff },
13100 { HOSTCC_RXCOL_TICKS, TG3_FL_5705,
13101 0x00000000, 0x000003ff },
13102 { HOSTCC_TXCOL_TICKS, TG3_FL_NOT_5705,
13103 0x00000000, 0xffffffff },
13104 { HOSTCC_TXCOL_TICKS, TG3_FL_5705,
13105 0x00000000, 0x000003ff },
13106 { HOSTCC_RXMAX_FRAMES, TG3_FL_NOT_5705,
13107 0x00000000, 0xffffffff },
13108 { HOSTCC_RXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
13109 0x00000000, 0x000000ff },
13110 { HOSTCC_TXMAX_FRAMES, TG3_FL_NOT_5705,
13111 0x00000000, 0xffffffff },
13112 { HOSTCC_TXMAX_FRAMES, TG3_FL_5705 | TG3_FL_NOT_5788,
13113 0x00000000, 0x000000ff },
13114 { HOSTCC_RXCOAL_TICK_INT, TG3_FL_NOT_5705,
13115 0x00000000, 0xffffffff },
13116 { HOSTCC_TXCOAL_TICK_INT, TG3_FL_NOT_5705,
13117 0x00000000, 0xffffffff },
13118 { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_NOT_5705,
13119 0x00000000, 0xffffffff },
13120 { HOSTCC_RXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
13121 0x00000000, 0x000000ff },
13122 { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_NOT_5705,
13123 0x00000000, 0xffffffff },
13124 { HOSTCC_TXCOAL_MAXF_INT, TG3_FL_5705 | TG3_FL_NOT_5788,
13125 0x00000000, 0x000000ff },
13126 { HOSTCC_STAT_COAL_TICKS, TG3_FL_NOT_5705,
13127 0x00000000, 0xffffffff },
13128 { HOSTCC_STATS_BLK_HOST_ADDR, TG3_FL_NOT_5705,
13129 0x00000000, 0xffffffff },
13130 { HOSTCC_STATS_BLK_HOST_ADDR+4, TG3_FL_NOT_5705,
13131 0x00000000, 0xffffffff },
13132 { HOSTCC_STATUS_BLK_HOST_ADDR, 0x0000,
13133 0x00000000, 0xffffffff },
13134 { HOSTCC_STATUS_BLK_HOST_ADDR+4, 0x0000,
13135 0x00000000, 0xffffffff },
13136 { HOSTCC_STATS_BLK_NIC_ADDR, 0x0000,
13137 0xffffffff, 0x00000000 },
13138 { HOSTCC_STATUS_BLK_NIC_ADDR, 0x0000,
13139 0xffffffff, 0x00000000 },
13140
13141 /* Buffer Manager Control Registers. */
b16250e3 13142 { BUFMGR_MB_POOL_ADDR, TG3_FL_NOT_5750,
a71116d1 13143 0x00000000, 0x007fff80 },
b16250e3 13144 { BUFMGR_MB_POOL_SIZE, TG3_FL_NOT_5750,
a71116d1
MC		 13145 0x00000000, 0x007fffff },
13146 { BUFMGR_MB_RDMA_LOW_WATER, 0x0000,
13147 0x00000000, 0x0000003f },
13148 { BUFMGR_MB_MACRX_LOW_WATER, 0x0000,
13149 0x00000000, 0x000001ff },
13150 { BUFMGR_MB_HIGH_WATER, 0x0000,
13151 0x00000000, 0x000001ff },
13152 { BUFMGR_DMA_DESC_POOL_ADDR, TG3_FL_NOT_5705,
13153 0xffffffff, 0x00000000 },
13154 { BUFMGR_DMA_DESC_POOL_SIZE, TG3_FL_NOT_5705,
13155 0xffffffff, 0x00000000 },
6aa20a22 13156
a71116d1
MC		 13157 /* Mailbox Registers */
13158 { GRCMBOX_RCVSTD_PROD_IDX+4, 0x0000,
13159 0x00000000, 0x000001ff },
13160 { GRCMBOX_RCVJUMBO_PROD_IDX+4, TG3_FL_NOT_5705,
13161 0x00000000, 0x000001ff },
13162 { GRCMBOX_RCVRET_CON_IDX_0+4, 0x0000,
13163 0x00000000, 0x000007ff },
13164 { GRCMBOX_SNDHOST_PROD_IDX_0+4, 0x0000,
13165 0x00000000, 0x000001ff },
13166
13167 { 0xffff, 0x0000, 0x00000000, 0x00000000 },
13168 };
13169
b16250e3 13170 is_5705 = is_5750 = 0;
63c3a66f 13171 if (tg3_flag(tp, 5705_PLUS)) {
a71116d1 13172 is_5705 = 1;
63c3a66f 13173 if (tg3_flag(tp, 5750_PLUS))
b16250e3
MC		 13174 is_5750 = 1;
13175 }
a71116d1
MC		 13176
13177 for (i = 0; reg_tbl[i].offset != 0xffff; i++) {
13178 if (is_5705 && (reg_tbl[i].flags & TG3_FL_NOT_5705))
13179 continue;
13180
13181 if (!is_5705 && (reg_tbl[i].flags & TG3_FL_5705))
13182 continue;
13183
63c3a66f 13184 if (tg3_flag(tp, IS_5788) &&
a71116d1
MC		 13185 (reg_tbl[i].flags & TG3_FL_NOT_5788))
13186 continue;
13187
b16250e3
MC		 13188 if (is_5750 && (reg_tbl[i].flags & TG3_FL_NOT_5750))
13189 continue;
13190
a71116d1
MC		 13191 offset = (u32) reg_tbl[i].offset;
13192 read_mask = reg_tbl[i].read_mask;
13193 write_mask = reg_tbl[i].write_mask;
13194
13195 /* Save the original register content */
13196 save_val = tr32(offset);
13197
13198 /* Determine the read-only value. */
13199 read_val = save_val & read_mask;
13200
13201 /* Write zero to the register, then make sure the read-only bits
13202 * are not changed and the read/write bits are all zeros.
13203 */
13204 tw32(offset, 0);
13205
13206 val = tr32(offset);
13207
13208 /* Test the read-only and read/write bits. */
13209 if (((val & read_mask) != read_val) || (val & write_mask))
13210 goto out;
13211
13212 /* Write ones to all the bits defined by RdMask and WrMask, then
13213 * make sure the read-only bits are not changed and the
13214 * read/write bits are all ones.
13215 */
13216 tw32(offset, read_mask | write_mask);
13217
13218 val = tr32(offset);
13219
13220 /* Test the read-only bits. */
13221 if ((val & read_mask) != read_val)
13222 goto out;
13223
13224 /* Test the read/write bits. */
13225 if ((val & write_mask) != write_mask)
13226 goto out;
13227
13228 tw32(offset, save_val);
13229 }
13230
13231 return 0;
13232
13233out:
9f88f29f 13234 if (netif_msg_hw(tp))
2445e461
MC		 13235 netdev_err(tp->dev,
13236 "Register test failed at offset %x\n", offset);
a71116d1
MC		 13237 tw32(offset, save_val);
13238 return -EIO;
13239}
13240
7942e1db
MC		 13241static int tg3_do_mem_test(struct tg3 *tp, u32 offset, u32 len)
13242{
f71e1309 13243 static const u32 test_pattern[] = { 0x00000000, 0xffffffff, 0xaa55a55a };
7942e1db
MC		 13244 int i;
13245 u32 j;
13246
e9edda69 13247 for (i = 0; i < ARRAY_SIZE(test_pattern); i++) {
7942e1db
MC		 13248 for (j = 0; j < len; j += 4) {
13249 u32 val;
13250
13251 tg3_write_mem(tp, offset + j, test_pattern[i]);
13252 tg3_read_mem(tp, offset + j, &val);
13253 if (val != test_pattern[i])
13254 return -EIO;
13255 }
13256 }
13257 return 0;
13258}
13259
13260static int tg3_test_memory(struct tg3 *tp)
13261{
13262 static struct mem_entry {
13263 u32 offset;
13264 u32 len;
13265 } mem_tbl_570x[] = {
38690194 13266 { 0x00000000, 0x00b50},
7942e1db
MC		 13267 { 0x00002000, 0x1c000},
13268 { 0xffffffff, 0x00000}
13269 }, mem_tbl_5705[] = {
13270 { 0x00000100, 0x0000c},
13271 { 0x00000200, 0x00008},
7942e1db
MC		 13272 { 0x00004000, 0x00800},
13273 { 0x00006000, 0x01000},
13274 { 0x00008000, 0x02000},
13275 { 0x00010000, 0x0e000},
13276 { 0xffffffff, 0x00000}
79f4d13a
MC		 13277 }, mem_tbl_5755[] = {
13278 { 0x00000200, 0x00008},
13279 { 0x00004000, 0x00800},
13280 { 0x00006000, 0x00800},
13281 { 0x00008000, 0x02000},
13282 { 0x00010000, 0x0c000},
13283 { 0xffffffff, 0x00000}
b16250e3
MC		 13284 }, mem_tbl_5906[] = {
13285 { 0x00000200, 0x00008},
13286 { 0x00004000, 0x00400},
13287 { 0x00006000, 0x00400},
13288 { 0x00008000, 0x01000},
13289 { 0x00010000, 0x01000},
13290 { 0xffffffff, 0x00000}
8b5a6c42
MC		 13291 }, mem_tbl_5717[] = {
13292 { 0x00000200, 0x00008},
13293 { 0x00010000, 0x0a000},
13294 { 0x00020000, 0x13c00},
13295 { 0xffffffff, 0x00000}
13296 }, mem_tbl_57765[] = {
13297 { 0x00000200, 0x00008},
13298 { 0x00004000, 0x00800},
13299 { 0x00006000, 0x09800},
13300 { 0x00010000, 0x0a000},
13301 { 0xffffffff, 0x00000}
7942e1db
MC		 13302 };
13303 struct mem_entry *mem_tbl;
13304 int err = 0;
13305 int i;
13306
63c3a66f 13307 if (tg3_flag(tp, 5717_PLUS))
8b5a6c42 13308 mem_tbl = mem_tbl_5717;
c65a17f4 13309 else if (tg3_flag(tp, 57765_CLASS) ||
4153577a 13310 tg3_asic_rev(tp) == ASIC_REV_5762)
8b5a6c42 13311 mem_tbl = mem_tbl_57765;
63c3a66f 13312 else if (tg3_flag(tp, 5755_PLUS))
321d32a0 13313 mem_tbl = mem_tbl_5755;
4153577a 13314 else if (tg3_asic_rev(tp) == ASIC_REV_5906)
321d32a0 13315 mem_tbl = mem_tbl_5906;
63c3a66f 13316 else if (tg3_flag(tp, 5705_PLUS))
321d32a0
MC		 13317 mem_tbl = mem_tbl_5705;
13318 else
7942e1db
MC		 13319 mem_tbl = mem_tbl_570x;
13320
13321 for (i = 0; mem_tbl[i].offset != 0xffffffff; i++) {
be98da6a
MC		 13322 err = tg3_do_mem_test(tp, mem_tbl[i].offset, mem_tbl[i].len);
13323 if (err)
7942e1db
MC		 13324 break;
13325 }
6aa20a22 13326
7942e1db
MC		 13327 return err;
13328}
13329
bb158d69
MC		 13330#define TG3_TSO_MSS 500
13331
13332#define TG3_TSO_IP_HDR_LEN 20
13333#define TG3_TSO_TCP_HDR_LEN 20
13334#define TG3_TSO_TCP_OPT_LEN 12
13335
13336static const u8 tg3_tso_header[] = {
133370x08, 0x00,
133380x45, 0x00, 0x00, 0x00,
133390x00, 0x00, 0x40, 0x00,
133400x40, 0x06, 0x00, 0x00,
133410x0a, 0x00, 0x00, 0x01,
133420x0a, 0x00, 0x00, 0x02,
133430x0d, 0x00, 0xe0, 0x00,
133440x00, 0x00, 0x01, 0x00,
133450x00, 0x00, 0x02, 0x00,
133460x80, 0x10, 0x10, 0x00,
133470x14, 0x09, 0x00, 0x00,
133480x01, 0x01, 0x08, 0x0a,
133490x11, 0x11, 0x11, 0x11,
133500x11, 0x11, 0x11, 0x11,
13351};
9f40dead 13352
28a45957 13353static int tg3_run_loopback(struct tg3 *tp, u32 pktsz, bool tso_loopback)
c76949a6 13354{
5e5a7f37 13355 u32 rx_start_idx, rx_idx, tx_idx, opaque_key;
bb158d69 13356 u32 base_flags = 0, mss = 0, desc_idx, coal_now, data_off, val;
84b67b27 13357 u32 budget;
9205fd9c
ED		 13358 struct sk_buff *skb;
13359 u8 *tx_data, *rx_data;
c76949a6
MC		 13360 dma_addr_t map;
13361 int num_pkts, tx_len, rx_len, i, err;
13362 struct tg3_rx_buffer_desc *desc;
898a56f8 13363 struct tg3_napi *tnapi, *rnapi;
8fea32b9 13364 struct tg3_rx_prodring_set *tpr = &tp->napi[0].prodring;
c76949a6 13365
c8873405
MC		 13366 tnapi = &tp->napi[0];
13367 rnapi = &tp->napi[0];
0c1d0e2b 13368 if (tp->irq_cnt > 1) {
63c3a66f 13369 if (tg3_flag(tp, ENABLE_RSS))
1da85aa3 13370 rnapi = &tp->napi[1];
63c3a66f 13371 if (tg3_flag(tp, ENABLE_TSS))
c8873405 13372 tnapi = &tp->napi[1];
0c1d0e2b 13373 }
fd2ce37f 13374 coal_now = tnapi->coal_now | rnapi->coal_now;
898a56f8 13375
c76949a6
MC		 13376 err = -EIO;
13377
4852a861 13378 tx_len = pktsz;
a20e9c62 13379 skb = netdev_alloc_skb(tp->dev, tx_len);
a50bb7b9
JJ		 13380 if (!skb)
13381 return -ENOMEM;
13382
c76949a6 13383 tx_data = skb_put(skb, tx_len);
d458cdf7
JP		 13384 memcpy(tx_data, tp->dev->dev_addr, ETH_ALEN);
13385 memset(tx_data + ETH_ALEN, 0x0, 8);
c76949a6 13386
4852a861 13387 tw32(MAC_RX_MTU_SIZE, tx_len + ETH_FCS_LEN);
c76949a6 13388
28a45957 13389 if (tso_loopback) {
bb158d69
MC		 13390 struct iphdr *iph = (struct iphdr *)&tx_data[ETH_HLEN];
13391
13392 u32 hdr_len = TG3_TSO_IP_HDR_LEN + TG3_TSO_TCP_HDR_LEN +
13393 TG3_TSO_TCP_OPT_LEN;
13394
13395 memcpy(tx_data + ETH_ALEN * 2, tg3_tso_header,
13396 sizeof(tg3_tso_header));
13397 mss = TG3_TSO_MSS;
13398
13399 val = tx_len - ETH_ALEN * 2 - sizeof(tg3_tso_header);
13400 num_pkts = DIV_ROUND_UP(val, TG3_TSO_MSS);
13401
13402 /* Set the total length field in the IP header */
13403 iph->tot_len = htons((u16)(mss + hdr_len));
13404
13405 base_flags = (TXD_FLAG_CPU_PRE_DMA |
13406 TXD_FLAG_CPU_POST_DMA);
13407
63c3a66f
JP		 13408 if (tg3_flag(tp, HW_TSO_1) ||
13409 tg3_flag(tp, HW_TSO_2) ||
13410 tg3_flag(tp, HW_TSO_3)) {
bb158d69
MC		 13411 struct tcphdr *th;
13412 val = ETH_HLEN + TG3_TSO_IP_HDR_LEN;
13413 th = (struct tcphdr *)&tx_data[val];
13414 th->check = 0;
13415 } else
13416 base_flags |= TXD_FLAG_TCPUDP_CSUM;
13417
63c3a66f 13418 if (tg3_flag(tp, HW_TSO_3)) {
bb158d69
MC		 13419 mss |= (hdr_len & 0xc) << 12;
13420 if (hdr_len & 0x10)
13421 base_flags |= 0x00000010;
13422 base_flags |= (hdr_len & 0x3e0) << 5;
63c3a66f 13423 } else if (tg3_flag(tp, HW_TSO_2))
bb158d69 13424 mss |= hdr_len << 9;
63c3a66f 13425 else if (tg3_flag(tp, HW_TSO_1) ||
4153577a 13426 tg3_asic_rev(tp) == ASIC_REV_5705) {
bb158d69
MC		 13427 mss |= (TG3_TSO_TCP_OPT_LEN << 9);
13428 } else {
13429 base_flags |= (TG3_TSO_TCP_OPT_LEN << 10);
13430 }
13431
13432 data_off = ETH_ALEN * 2 + sizeof(tg3_tso_header);
13433 } else {
13434 num_pkts = 1;
13435 data_off = ETH_HLEN;
c441b456
MC		 13436
13437 if (tg3_flag(tp, USE_JUMBO_BDFLAG) &&
13438 tx_len > VLAN_ETH_FRAME_LEN)
13439 base_flags |= TXD_FLAG_JMB_PKT;
bb158d69
MC		 13440 }
13441
13442 for (i = data_off; i < tx_len; i++)
c76949a6
MC		 13443 tx_data[i] = (u8) (i & 0xff);
13444
f4188d8a
AD		 13445 map = pci_map_single(tp->pdev, skb->data, tx_len, PCI_DMA_TODEVICE);
13446 if (pci_dma_mapping_error(tp->pdev, map)) {
a21771dd
MC		 13447 dev_kfree_skb(skb);
13448 return -EIO;
13449 }
c76949a6 13450
0d681b27
MC		 13451 val = tnapi->tx_prod;
13452 tnapi->tx_buffers[val].skb = skb;
13453 dma_unmap_addr_set(&tnapi->tx_buffers[val], mapping, map);
13454
c76949a6 13455 tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
fd2ce37f 13456 rnapi->coal_now);
c76949a6
MC		 13457
13458 udelay(10);
13459
898a56f8 13460 rx_start_idx = rnapi->hw_status->idx[0].rx_producer;
c76949a6 13461
84b67b27
MC		 13462 budget = tg3_tx_avail(tnapi);
13463 if (tg3_tx_frag_set(tnapi, &val, &budget, map, tx_len,
d1a3b737
MC		 13464 base_flags | TXD_FLAG_END, mss, 0)) {
13465 tnapi->tx_buffers[val].skb = NULL;
13466 dev_kfree_skb(skb);
13467 return -EIO;
13468 }
c76949a6 13469
f3f3f27e 13470 tnapi->tx_prod++;
c76949a6 13471
6541b806
MC		 13472 /* Sync BD data before updating mailbox */
13473 wmb();
13474
f3f3f27e
MC		 13475 tw32_tx_mbox(tnapi->prodmbox, tnapi->tx_prod);
13476 tr32_mailbox(tnapi->prodmbox);
c76949a6
MC		 13477
13478 udelay(10);
13479
303fc921
MC		 13480 /* 350 usec to allow enough time on some 10/100 Mbps devices. */
13481 for (i = 0; i < 35; i++) {
c76949a6 13482 tw32_f(HOSTCC_MODE, tp->coalesce_mode | HOSTCC_MODE_ENABLE |
fd2ce37f 13483 coal_now);
c76949a6
MC		 13484
13485 udelay(10);
13486
898a56f8
MC		 13487 tx_idx = tnapi->hw_status->idx[0].tx_consumer;
13488 rx_idx = rnapi->hw_status->idx[0].rx_producer;
f3f3f27e 13489 if ((tx_idx == tnapi->tx_prod) &&
c76949a6
MC		 13490 (rx_idx == (rx_start_idx + num_pkts)))
13491 break;
13492 }
13493
ba1142e4 13494 tg3_tx_skb_unmap(tnapi, tnapi->tx_prod - 1, -1);
c76949a6
MC		 13495 dev_kfree_skb(skb);
13496
f3f3f27e 13497 if (tx_idx != tnapi->tx_prod)
c76949a6
MC		 13498 goto out;
13499
13500 if (rx_idx != rx_start_idx + num_pkts)
13501 goto out;
13502
bb158d69
MC		 13503 val = data_off;
13504 while (rx_idx != rx_start_idx) {
13505 desc = &rnapi->rx_rcb[rx_start_idx++];
13506 desc_idx = desc->opaque & RXD_OPAQUE_INDEX_MASK;
13507 opaque_key = desc->opaque & RXD_OPAQUE_RING_MASK;
c76949a6 13508
bb158d69
MC		 13509 if ((desc->err_vlan & RXD_ERR_MASK) != 0 &&
13510 (desc->err_vlan != RXD_ERR_ODD_NIBBLE_RCVD_MII))
13511 goto out;
c76949a6 13512
bb158d69
MC		 13513 rx_len = ((desc->idx_len & RXD_LEN_MASK) >> RXD_LEN_SHIFT)
13514 - ETH_FCS_LEN;
c76949a6 13515
28a45957 13516 if (!tso_loopback) {
bb158d69
MC		 13517 if (rx_len != tx_len)
13518 goto out;
4852a861 13519
bb158d69
MC		 13520 if (pktsz <= TG3_RX_STD_DMA_SZ - ETH_FCS_LEN) {
13521 if (opaque_key != RXD_OPAQUE_RING_STD)
13522 goto out;
13523 } else {
13524 if (opaque_key != RXD_OPAQUE_RING_JUMBO)
13525 goto out;
13526 }
13527 } else if ((desc->type_flags & RXD_FLAG_TCPUDP_CSUM) &&
13528 (desc->ip_tcp_csum & RXD_TCPCSUM_MASK)
54e0a67f 13529 >> RXD_TCPCSUM_SHIFT != 0xffff) {
4852a861 13530 goto out;
bb158d69 13531 }
4852a861 13532
bb158d69 13533 if (opaque_key == RXD_OPAQUE_RING_STD) {
9205fd9c 13534 rx_data = tpr->rx_std_buffers[desc_idx].data;
bb158d69
MC		 13535 map = dma_unmap_addr(&tpr->rx_std_buffers[desc_idx],
13536 mapping);
13537 } else if (opaque_key == RXD_OPAQUE_RING_JUMBO) {
9205fd9c 13538 rx_data = tpr->rx_jmb_buffers[desc_idx].data;
bb158d69
MC		 13539 map = dma_unmap_addr(&tpr->rx_jmb_buffers[desc_idx],
13540 mapping);
13541 } else
13542 goto out;
c76949a6 13543
bb158d69
MC		 13544 pci_dma_sync_single_for_cpu(tp->pdev, map, rx_len,
13545 PCI_DMA_FROMDEVICE);
c76949a6 13546
9205fd9c 13547 rx_data += TG3_RX_OFFSET(tp);
bb158d69 13548 for (i = data_off; i < rx_len; i++, val++) {
9205fd9c 13549 if (*(rx_data + i) != (u8) (val & 0xff))
bb158d69
MC		 13550 goto out;
13551 }
c76949a6 13552 }
bb158d69 13553
c76949a6 13554 err = 0;
6aa20a22 13555
9205fd9c 13556 /* tg3_free_rings will unmap and free the rx_data */
c76949a6
MC		 13557out:
13558 return err;
13559}
13560
00c266b7
MC		 13561#define TG3_STD_LOOPBACK_FAILED 1
13562#define TG3_JMB_LOOPBACK_FAILED 2
bb158d69 13563#define TG3_TSO_LOOPBACK_FAILED 4
28a45957
MC		 13564#define TG3_LOOPBACK_FAILED \
13565 (TG3_STD_LOOPBACK_FAILED | \
13566 TG3_JMB_LOOPBACK_FAILED | \
13567 TG3_TSO_LOOPBACK_FAILED)
00c266b7 13568
941ec90f 13569static int tg3_test_loopback(struct tg3 *tp, u64 *data, bool do_extlpbk)
9f40dead 13570{
28a45957 13571 int err = -EIO;
2215e24c 13572 u32 eee_cap;
c441b456
MC		 13573 u32 jmb_pkt_sz = 9000;
13574
13575 if (tp->dma_limit)
13576 jmb_pkt_sz = tp->dma_limit - ETH_HLEN;
9f40dead 13577
ab789046
MC		 13578 eee_cap = tp->phy_flags & TG3_PHYFLG_EEE_CAP;
13579 tp->phy_flags &= ~TG3_PHYFLG_EEE_CAP;
13580
28a45957 13581 if (!netif_running(tp->dev)) {
93df8b8f
NNS		 13582 data[TG3_MAC_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
13583 data[TG3_PHY_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
941ec90f 13584 if (do_extlpbk)
93df8b8f 13585 data[TG3_EXT_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
28a45957
MC		 13586 goto done;
13587 }
13588
953c96e0 13589 err = tg3_reset_hw(tp, true);
ab789046 13590 if (err) {
93df8b8f
NNS		 13591 data[TG3_MAC_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
13592 data[TG3_PHY_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
941ec90f 13593 if (do_extlpbk)
93df8b8f 13594 data[TG3_EXT_LOOPB_TEST] = TG3_LOOPBACK_FAILED;
ab789046
MC		 13595 goto done;
13596 }
9f40dead 13597
63c3a66f 13598 if (tg3_flag(tp, ENABLE_RSS)) {
4a85f098
MC		 13599 int i;
13600
13601 /* Reroute all rx packets to the 1st queue */
13602 for (i = MAC_RSS_INDIR_TBL_0;
13603 i < MAC_RSS_INDIR_TBL_0 + TG3_RSS_INDIR_TBL_SIZE; i += 4)
13604 tw32(i, 0x0);
13605 }
13606
6e01b20b
MC		 13607 /* HW errata - mac loopback fails in some cases on 5780.
13608 * Normal traffic and PHY loopback are not affected by
13609 * errata. Also, the MAC loopback test is deprecated for
13610 * all newer ASIC revisions.
13611 */
4153577a 13612 if (tg3_asic_rev(tp) != ASIC_REV_5780 &&
6e01b20b
MC		 13613 !tg3_flag(tp, CPMU_PRESENT)) {
13614 tg3_mac_loopback(tp, true);
9936bcf6 13615
28a45957 13616 if (tg3_run_loopback(tp, ETH_FRAME_LEN, false))
93df8b8f 13617 data[TG3_MAC_LOOPB_TEST] |= TG3_STD_LOOPBACK_FAILED;
6e01b20b
MC		 13618
13619 if (tg3_flag(tp, JUMBO_RING_ENABLE) &&
c441b456 13620 tg3_run_loopback(tp, jmb_pkt_sz + ETH_HLEN, false))
93df8b8f 13621 data[TG3_MAC_LOOPB_TEST] |= TG3_JMB_LOOPBACK_FAILED;
6e01b20b
MC		 13622
13623 tg3_mac_loopback(tp, false);
13624 }
4852a861 13625
f07e9af3 13626 if (!(tp->phy_flags & TG3_PHYFLG_PHY_SERDES) &&
63c3a66f 13627 !tg3_flag(tp, USE_PHYLIB)) {
5e5a7f37
MC		 13628 int i;
13629
941ec90f 13630 tg3_phy_lpbk_set(tp, 0, false);
5e5a7f37
MC		 13631
13632 /* Wait for link */
13633 for (i = 0; i < 100; i++) {
13634 if (tr32(MAC_TX_STATUS) & TX_STATUS_LINK_UP)
13635 break;
13636 mdelay(1);
13637 }
13638
28a45957 13639 if (tg3_run_loopback(tp, ETH_FRAME_LEN, false))
93df8b8f 13640 data[TG3_PHY_LOOPB_TEST] |= TG3_STD_LOOPBACK_FAILED;
63c3a66f 13641 if (tg3_flag(tp, TSO_CAPABLE) &&
28a45957 13642 tg3_run_loopback(tp, ETH_FRAME_LEN, true))
93df8b8f 13643 data[TG3_PHY_LOOPB_TEST] |= TG3_TSO_LOOPBACK_FAILED;
63c3a66f 13644 if (tg3_flag(tp, JUMBO_RING_ENABLE) &&
c441b456 13645 tg3_run_loopback(tp, jmb_pkt_sz + ETH_HLEN, false))
93df8b8f 13646 data[TG3_PHY_LOOPB_TEST] |= TG3_JMB_LOOPBACK_FAILED;
9f40dead 13647
941ec90f
MC		 13648 if (do_extlpbk) {
13649 tg3_phy_lpbk_set(tp, 0, true);
13650
13651 /* All link indications report up, but the hardware
13652 * isn't really ready for about 20 msec. Double it
13653 * to be sure.
13654 */
13655 mdelay(40);
13656
13657 if (tg3_run_loopback(tp, ETH_FRAME_LEN, false))
93df8b8f
NNS		 13658 data[TG3_EXT_LOOPB_TEST] |=
13659 TG3_STD_LOOPBACK_FAILED;
941ec90f
MC		 13660 if (tg3_flag(tp, TSO_CAPABLE) &&
13661 tg3_run_loopback(tp, ETH_FRAME_LEN, true))
93df8b8f
NNS		 13662 data[TG3_EXT_LOOPB_TEST] |=
13663 TG3_TSO_LOOPBACK_FAILED;
941ec90f 13664 if (tg3_flag(tp, JUMBO_RING_ENABLE) &&
c441b456 13665 tg3_run_loopback(tp, jmb_pkt_sz + ETH_HLEN, false))
93df8b8f
NNS		 13666 data[TG3_EXT_LOOPB_TEST] |=
13667 TG3_JMB_LOOPBACK_FAILED;
941ec90f
MC		 13668 }
13669
5e5a7f37
MC		 13670 /* Re-enable gphy autopowerdown. */
13671 if (tp->phy_flags & TG3_PHYFLG_ENABLE_APD)
13672 tg3_phy_toggle_apd(tp, true);
13673 }
6833c043 13674
93df8b8f
NNS		 13675 err = (data[TG3_MAC_LOOPB_TEST] | data[TG3_PHY_LOOPB_TEST] |
13676 data[TG3_EXT_LOOPB_TEST]) ? -EIO : 0;
28a45957 13677
ab789046
MC		 13678done:
13679 tp->phy_flags |= eee_cap;
13680
9f40dead
MC		 13681 return err;
13682}
13683
4cafd3f5
MC		 13684static void tg3_self_test(struct net_device *dev, struct ethtool_test *etest,
13685 u64 *data)
13686{
566f86ad 13687 struct tg3 *tp = netdev_priv(dev);
941ec90f 13688 bool doextlpbk = etest->flags & ETH_TEST_FL_EXTERNAL_LB;
566f86ad 13689
2e460fc0
NS		 13690 if (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER) {
13691 if (tg3_power_up(tp)) {
13692 etest->flags |= ETH_TEST_FL_FAILED;
13693 memset(data, 1, sizeof(u64) * TG3_NUM_TEST);
13694 return;
13695 }
13696 tg3_ape_driver_state_change(tp, RESET_KIND_INIT);
bed9829f 13697 }
bc1c7567 13698
566f86ad
MC		 13699 memset(data, 0, sizeof(u64) * TG3_NUM_TEST);
13700
13701 if (tg3_test_nvram(tp) != 0) {
13702 etest->flags |= ETH_TEST_FL_FAILED;
93df8b8f 13703 data[TG3_NVRAM_TEST] = 1;
566f86ad 13704 }
941ec90f 13705 if (!doextlpbk && tg3_test_link(tp)) {
ca43007a 13706 etest->flags |= ETH_TEST_FL_FAILED;
93df8b8f 13707 data[TG3_LINK_TEST] = 1;
ca43007a 13708 }
a71116d1 13709 if (etest->flags & ETH_TEST_FL_OFFLINE) {
b02fd9e3 13710 int err, err2 = 0, irq_sync = 0;
bbe832c0
MC		 13711
13712 if (netif_running(dev)) {
b02fd9e3 13713 tg3_phy_stop(tp);
a71116d1 13714 tg3_netif_stop(tp);
bbe832c0
MC		 13715 irq_sync = 1;
13716 }
a71116d1 13717
bbe832c0 13718 tg3_full_lock(tp, irq_sync);
a71116d1 13719 tg3_halt(tp, RESET_KIND_SUSPEND, 1);
ec41c7df 13720 err = tg3_nvram_lock(tp);
a71116d1 13721 tg3_halt_cpu(tp, RX_CPU_BASE);
63c3a66f 13722 if (!tg3_flag(tp, 5705_PLUS))
a71116d1 13723 tg3_halt_cpu(tp, TX_CPU_BASE);
ec41c7df
MC		 13724 if (!err)
13725 tg3_nvram_unlock(tp);
a71116d1 13726
f07e9af3 13727 if (tp->phy_flags & TG3_PHYFLG_MII_SERDES)
d9ab5ad1
MC		 13728 tg3_phy_reset(tp);
13729
a71116d1
MC		 13730 if (tg3_test_registers(tp) != 0) {
13731 etest->flags |= ETH_TEST_FL_FAILED;
93df8b8f 13732 data[TG3_REGISTER_TEST] = 1;
a71116d1 13733 }
28a45957 13734
7942e1db
MC		 13735 if (tg3_test_memory(tp) != 0) {
13736 etest->flags |= ETH_TEST_FL_FAILED;
93df8b8f 13737 data[TG3_MEMORY_TEST] = 1;
7942e1db 13738 }
28a45957 13739
941ec90f
MC		 13740 if (doextlpbk)
13741 etest->flags |= ETH_TEST_FL_EXTERNAL_LB_DONE;
13742
93df8b8f 13743 if (tg3_test_loopback(tp, data, doextlpbk))
c76949a6 13744 etest->flags |= ETH_TEST_FL_FAILED;
a71116d1 13745
f47c11ee
DM		 13746 tg3_full_unlock(tp);
13747
d4bc3927
MC		 13748 if (tg3_test_interrupt(tp) != 0) {
13749 etest->flags |= ETH_TEST_FL_FAILED;
93df8b8f 13750 data[TG3_INTERRUPT_TEST] = 1;
d4bc3927 13751 }
f47c11ee
DM		 13752
13753 tg3_full_lock(tp, 0);
d4bc3927 13754
a71116d1
MC		 13755 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
13756 if (netif_running(dev)) {
63c3a66f 13757 tg3_flag_set(tp, INIT_COMPLETE);
953c96e0 13758 err2 = tg3_restart_hw(tp, true);
b02fd9e3 13759 if (!err2)
b9ec6c1b 13760 tg3_netif_start(tp);
a71116d1 13761 }
f47c11ee
DM		 13762
13763 tg3_full_unlock(tp);
b02fd9e3
MC		 13764
13765 if (irq_sync && !err2)
13766 tg3_phy_start(tp);
a71116d1 13767 }
80096068 13768 if (tp->phy_flags & TG3_PHYFLG_IS_LOW_POWER)
5137a2ee 13769 tg3_power_down_prepare(tp);
bc1c7567 13770
4cafd3f5
MC		 13771}
13772
7260899b 13773static int tg3_hwtstamp_set(struct net_device *dev, struct ifreq *ifr)
0a633ac2
MC		 13774{
13775 struct tg3 *tp = netdev_priv(dev);
13776 struct hwtstamp_config stmpconf;
13777
13778 if (!tg3_flag(tp, PTP_CAPABLE))
7260899b 13779 return -EOPNOTSUPP;
0a633ac2
MC		 13780
13781 if (copy_from_user(&stmpconf, ifr->ifr_data, sizeof(stmpconf)))
13782 return -EFAULT;
13783
13784 if (stmpconf.flags)
13785 return -EINVAL;
13786
58b187c6
BH		 13787 if (stmpconf.tx_type != HWTSTAMP_TX_ON &&
13788 stmpconf.tx_type != HWTSTAMP_TX_OFF)
0a633ac2 13789 return -ERANGE;
0a633ac2
MC		 13790
13791 switch (stmpconf.rx_filter) {
13792 case HWTSTAMP_FILTER_NONE:
13793 tp->rxptpctl = 0;
13794 break;
13795 case HWTSTAMP_FILTER_PTP_V1_L4_EVENT:
13796 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V1_EN |
13797 TG3_RX_PTP_CTL_ALL_V1_EVENTS;
13798 break;
13799 case HWTSTAMP_FILTER_PTP_V1_L4_SYNC:
13800 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V1_EN |
13801 TG3_RX_PTP_CTL_SYNC_EVNT;
13802 break;
13803 case HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ:
13804 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V1_EN |
13805 TG3_RX_PTP_CTL_DELAY_REQ;
13806 break;
13807 case HWTSTAMP_FILTER_PTP_V2_EVENT:
13808 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_EN |
13809 TG3_RX_PTP_CTL_ALL_V2_EVENTS;
13810 break;
13811 case HWTSTAMP_FILTER_PTP_V2_L2_EVENT:
13812 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN |
13813 TG3_RX_PTP_CTL_ALL_V2_EVENTS;
13814 break;
13815 case HWTSTAMP_FILTER_PTP_V2_L4_EVENT:
13816 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN |
13817 TG3_RX_PTP_CTL_ALL_V2_EVENTS;
13818 break;
13819 case HWTSTAMP_FILTER_PTP_V2_SYNC:
13820 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_EN |
13821 TG3_RX_PTP_CTL_SYNC_EVNT;
13822 break;
13823 case HWTSTAMP_FILTER_PTP_V2_L2_SYNC:
13824 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN |
13825 TG3_RX_PTP_CTL_SYNC_EVNT;
13826 break;
13827 case HWTSTAMP_FILTER_PTP_V2_L4_SYNC:
13828 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN |
13829 TG3_RX_PTP_CTL_SYNC_EVNT;
13830 break;
13831 case HWTSTAMP_FILTER_PTP_V2_DELAY_REQ:
13832 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_EN |
13833 TG3_RX_PTP_CTL_DELAY_REQ;
13834 break;
13835 case HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ:
13836 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN |
13837 TG3_RX_PTP_CTL_DELAY_REQ;
13838 break;
13839 case HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ:
13840 tp->rxptpctl = TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN |
13841 TG3_RX_PTP_CTL_DELAY_REQ;
13842 break;
13843 default:
13844 return -ERANGE;
13845 }
13846
13847 if (netif_running(dev) && tp->rxptpctl)
13848 tw32(TG3_RX_PTP_CTL,
13849 tp->rxptpctl | TG3_RX_PTP_CTL_HWTS_INTERLOCK);
13850
58b187c6
BH		 13851 if (stmpconf.tx_type == HWTSTAMP_TX_ON)
13852 tg3_flag_set(tp, TX_TSTAMP_EN);
13853 else
13854 tg3_flag_clear(tp, TX_TSTAMP_EN);
13855
0a633ac2
MC		 13856 return copy_to_user(ifr->ifr_data, &stmpconf, sizeof(stmpconf)) ?
13857 -EFAULT : 0;
13858}
13859
7260899b
BH		 13860static int tg3_hwtstamp_get(struct net_device *dev, struct ifreq *ifr)
13861{
13862 struct tg3 *tp = netdev_priv(dev);
13863 struct hwtstamp_config stmpconf;
13864
13865 if (!tg3_flag(tp, PTP_CAPABLE))
13866 return -EOPNOTSUPP;
13867
13868 stmpconf.flags = 0;
13869 stmpconf.tx_type = (tg3_flag(tp, TX_TSTAMP_EN) ?
13870 HWTSTAMP_TX_ON : HWTSTAMP_TX_OFF);
13871
13872 switch (tp->rxptpctl) {
13873 case 0:
13874 stmpconf.rx_filter = HWTSTAMP_FILTER_NONE;
13875 break;
13876 case TG3_RX_PTP_CTL_RX_PTP_V1_EN | TG3_RX_PTP_CTL_ALL_V1_EVENTS:
13877 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V1_L4_EVENT;
13878 break;
13879 case TG3_RX_PTP_CTL_RX_PTP_V1_EN | TG3_RX_PTP_CTL_SYNC_EVNT:
13880 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V1_L4_SYNC;
13881 break;
13882 case TG3_RX_PTP_CTL_RX_PTP_V1_EN | TG3_RX_PTP_CTL_DELAY_REQ:
13883 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V1_L4_DELAY_REQ;
13884 break;
13885 case TG3_RX_PTP_CTL_RX_PTP_V2_EN | TG3_RX_PTP_CTL_ALL_V2_EVENTS:
13886 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_EVENT;
13887 break;
13888 case TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN | TG3_RX_PTP_CTL_ALL_V2_EVENTS:
13889 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L2_EVENT;
13890 break;
13891 case TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN | TG3_RX_PTP_CTL_ALL_V2_EVENTS:
13892 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L4_EVENT;
13893 break;
13894 case TG3_RX_PTP_CTL_RX_PTP_V2_EN | TG3_RX_PTP_CTL_SYNC_EVNT:
13895 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_SYNC;
13896 break;
13897 case TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN | TG3_RX_PTP_CTL_SYNC_EVNT:
13898 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L2_SYNC;
13899 break;
13900 case TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN | TG3_RX_PTP_CTL_SYNC_EVNT:
13901 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L4_SYNC;
13902 break;
13903 case TG3_RX_PTP_CTL_RX_PTP_V2_EN | TG3_RX_PTP_CTL_DELAY_REQ:
13904 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_DELAY_REQ;
13905 break;
13906 case TG3_RX_PTP_CTL_RX_PTP_V2_L2_EN | TG3_RX_PTP_CTL_DELAY_REQ:
13907 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L2_DELAY_REQ;
13908 break;
13909 case TG3_RX_PTP_CTL_RX_PTP_V2_L4_EN | TG3_RX_PTP_CTL_DELAY_REQ:
13910 stmpconf.rx_filter = HWTSTAMP_FILTER_PTP_V2_L4_DELAY_REQ;
13911 break;
13912 default:
13913 WARN_ON_ONCE(1);
13914 return -ERANGE;
13915 }
13916
13917 return copy_to_user(ifr->ifr_data, &stmpconf, sizeof(stmpconf)) ?
13918 -EFAULT : 0;
13919}
13920
1da177e4
LT		 13921static int tg3_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)
13922{
13923 struct mii_ioctl_data *data = if_mii(ifr);
13924 struct tg3 *tp = netdev_priv(dev);
13925 int err;
13926
63c3a66f 13927 if (tg3_flag(tp, USE_PHYLIB)) {
3f0e3ad7 13928 struct phy_device *phydev;
f07e9af3 13929 if (!(tp->phy_flags & TG3_PHYFLG_IS_CONNECTED))
b02fd9e3 13930 return -EAGAIN;
ead2402c 13931 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
28b04113 13932 return phy_mii_ioctl(phydev, ifr, cmd);
b02fd9e3
MC		 13933 }
13934
33f401ae 13935 switch (cmd) {
1da177e4 13936 case SIOCGMIIPHY:
882e9793 13937 data->phy_id = tp->phy_addr;
1da177e4
LT		 13938
13939 /* fallthru */
13940 case SIOCGMIIREG: {
13941 u32 mii_regval;
13942
f07e9af3 13943 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)
1da177e4
LT		 13944 break; /* We have no PHY */
13945
34eea5ac 13946 if (!netif_running(dev))
bc1c7567
MC		 13947 return -EAGAIN;
13948
f47c11ee 13949 spin_lock_bh(&tp->lock);
5c358045
HM		 13950 err = __tg3_readphy(tp, data->phy_id & 0x1f,
13951 data->reg_num & 0x1f, &mii_regval);
f47c11ee 13952 spin_unlock_bh(&tp->lock);
1da177e4
LT		 13953
13954 data->val_out = mii_regval;
13955
13956 return err;
13957 }
13958
13959 case SIOCSMIIREG:
f07e9af3 13960 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)
1da177e4
LT		 13961 break; /* We have no PHY */
13962
34eea5ac 13963 if (!netif_running(dev))
bc1c7567
MC		 13964 return -EAGAIN;
13965
f47c11ee 13966 spin_lock_bh(&tp->lock);
5c358045
HM		 13967 err = __tg3_writephy(tp, data->phy_id & 0x1f,
13968 data->reg_num & 0x1f, data->val_in);
f47c11ee 13969 spin_unlock_bh(&tp->lock);
1da177e4
LT		 13970
13971 return err;
13972
0a633ac2 13973 case SIOCSHWTSTAMP:
7260899b
BH		 13974 return tg3_hwtstamp_set(dev, ifr);
13975
13976 case SIOCGHWTSTAMP:
13977 return tg3_hwtstamp_get(dev, ifr);
0a633ac2 13978
1da177e4
LT		 13979 default:
13980 /* do nothing */
13981 break;
13982 }
13983 return -EOPNOTSUPP;
13984}
13985
15f9850d
DM		 13986static int tg3_get_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
13987{
13988 struct tg3 *tp = netdev_priv(dev);
13989
13990 memcpy(ec, &tp->coal, sizeof(*ec));
13991 return 0;
13992}
13993
d244c892
MC		 13994static int tg3_set_coalesce(struct net_device *dev, struct ethtool_coalesce *ec)
13995{
13996 struct tg3 *tp = netdev_priv(dev);
13997 u32 max_rxcoal_tick_int = 0, max_txcoal_tick_int = 0;
13998 u32 max_stat_coal_ticks = 0, min_stat_coal_ticks = 0;
13999
63c3a66f 14000 if (!tg3_flag(tp, 5705_PLUS)) {
d244c892
MC		 14001 max_rxcoal_tick_int = MAX_RXCOAL_TICK_INT;
14002 max_txcoal_tick_int = MAX_TXCOAL_TICK_INT;
14003 max_stat_coal_ticks = MAX_STAT_COAL_TICKS;
14004 min_stat_coal_ticks = MIN_STAT_COAL_TICKS;
14005 }
14006
14007 if ((ec->rx_coalesce_usecs > MAX_RXCOL_TICKS) ||
14008 (ec->tx_coalesce_usecs > MAX_TXCOL_TICKS) ||
14009 (ec->rx_max_coalesced_frames > MAX_RXMAX_FRAMES) ||
14010 (ec->tx_max_coalesced_frames > MAX_TXMAX_FRAMES) ||
14011 (ec->rx_coalesce_usecs_irq > max_rxcoal_tick_int) ||
14012 (ec->tx_coalesce_usecs_irq > max_txcoal_tick_int) ||
14013 (ec->rx_max_coalesced_frames_irq > MAX_RXCOAL_MAXF_INT) ||
14014 (ec->tx_max_coalesced_frames_irq > MAX_TXCOAL_MAXF_INT) ||
14015 (ec->stats_block_coalesce_usecs > max_stat_coal_ticks) ||
14016 (ec->stats_block_coalesce_usecs < min_stat_coal_ticks))
14017 return -EINVAL;
14018
14019 /* No rx interrupts will be generated if both are zero */
14020 if ((ec->rx_coalesce_usecs == 0) &&
14021 (ec->rx_max_coalesced_frames == 0))
14022 return -EINVAL;
14023
14024 /* No tx interrupts will be generated if both are zero */
14025 if ((ec->tx_coalesce_usecs == 0) &&
14026 (ec->tx_max_coalesced_frames == 0))
14027 return -EINVAL;
14028
14029 /* Only copy relevant parameters, ignore all others. */
14030 tp->coal.rx_coalesce_usecs = ec->rx_coalesce_usecs;
14031 tp->coal.tx_coalesce_usecs = ec->tx_coalesce_usecs;
14032 tp->coal.rx_max_coalesced_frames = ec->rx_max_coalesced_frames;
14033 tp->coal.tx_max_coalesced_frames = ec->tx_max_coalesced_frames;
14034 tp->coal.rx_coalesce_usecs_irq = ec->rx_coalesce_usecs_irq;
14035 tp->coal.tx_coalesce_usecs_irq = ec->tx_coalesce_usecs_irq;
14036 tp->coal.rx_max_coalesced_frames_irq = ec->rx_max_coalesced_frames_irq;
14037 tp->coal.tx_max_coalesced_frames_irq = ec->tx_max_coalesced_frames_irq;
14038 tp->coal.stats_block_coalesce_usecs = ec->stats_block_coalesce_usecs;
14039
14040 if (netif_running(dev)) {
14041 tg3_full_lock(tp, 0);
14042 __tg3_set_coalesce(tp, &tp->coal);
14043 tg3_full_unlock(tp);
14044 }
14045 return 0;
14046}
14047
1cbf9eb8
NS		 14048static int tg3_set_eee(struct net_device *dev, struct ethtool_eee *edata)
14049{
14050 struct tg3 *tp = netdev_priv(dev);
14051
14052 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP)) {
14053 netdev_warn(tp->dev, "Board does not support EEE!\n");
14054 return -EOPNOTSUPP;
14055 }
14056
14057 if (edata->advertised != tp->eee.advertised) {
14058 netdev_warn(tp->dev,
14059 "Direct manipulation of EEE advertisement is not supported\n");
14060 return -EINVAL;
14061 }
14062
14063 if (edata->tx_lpi_timer > TG3_CPMU_DBTMR1_LNKIDLE_MAX) {
14064 netdev_warn(tp->dev,
14065 "Maximal Tx Lpi timer supported is %#x(u)\n",
14066 TG3_CPMU_DBTMR1_LNKIDLE_MAX);
14067 return -EINVAL;
14068 }
14069
14070 tp->eee = *edata;
14071
14072 tp->phy_flags |= TG3_PHYFLG_USER_CONFIGURED;
14073 tg3_warn_mgmt_link_flap(tp);
14074
14075 if (netif_running(tp->dev)) {
14076 tg3_full_lock(tp, 0);
14077 tg3_setup_eee(tp);
14078 tg3_phy_reset(tp);
14079 tg3_full_unlock(tp);
14080 }
14081
14082 return 0;
14083}
14084
14085static int tg3_get_eee(struct net_device *dev, struct ethtool_eee *edata)
14086{
14087 struct tg3 *tp = netdev_priv(dev);
14088
14089 if (!(tp->phy_flags & TG3_PHYFLG_EEE_CAP)) {
14090 netdev_warn(tp->dev,
14091 "Board does not support EEE!\n");
14092 return -EOPNOTSUPP;
14093 }
14094
14095 *edata = tp->eee;
14096 return 0;
14097}
14098
7282d491 14099static const struct ethtool_ops tg3_ethtool_ops = {
1da177e4
LT		 14100 .get_settings = tg3_get_settings,
14101 .set_settings = tg3_set_settings,
14102 .get_drvinfo = tg3_get_drvinfo,
14103 .get_regs_len = tg3_get_regs_len,
14104 .get_regs = tg3_get_regs,
14105 .get_wol = tg3_get_wol,
14106 .set_wol = tg3_set_wol,
14107 .get_msglevel = tg3_get_msglevel,
14108 .set_msglevel = tg3_set_msglevel,
14109 .nway_reset = tg3_nway_reset,
14110 .get_link = ethtool_op_get_link,
14111 .get_eeprom_len = tg3_get_eeprom_len,
14112 .get_eeprom = tg3_get_eeprom,
14113 .set_eeprom = tg3_set_eeprom,
14114 .get_ringparam = tg3_get_ringparam,
14115 .set_ringparam = tg3_set_ringparam,
14116 .get_pauseparam = tg3_get_pauseparam,
14117 .set_pauseparam = tg3_set_pauseparam,
4cafd3f5 14118 .self_test = tg3_self_test,
1da177e4 14119 .get_strings = tg3_get_strings,
81b8709c 14120 .set_phys_id = tg3_set_phys_id,
1da177e4 14121 .get_ethtool_stats = tg3_get_ethtool_stats,
15f9850d 14122 .get_coalesce = tg3_get_coalesce,
d244c892 14123 .set_coalesce = tg3_set_coalesce,
b9f2c044 14124 .get_sset_count = tg3_get_sset_count,
90415477
MC		 14125 .get_rxnfc = tg3_get_rxnfc,
14126 .get_rxfh_indir_size = tg3_get_rxfh_indir_size,
fe62d001
BH		 14127 .get_rxfh = tg3_get_rxfh,
14128 .set_rxfh = tg3_set_rxfh,
0968169c
MC		 14129 .get_channels = tg3_get_channels,
14130 .set_channels = tg3_set_channels,
7d41e49a 14131 .get_ts_info = tg3_get_ts_info,
1cbf9eb8
NS		 14132 .get_eee = tg3_get_eee,
14133 .set_eee = tg3_set_eee,
1da177e4
LT		 14134};
14135
b4017c53
DM		 14136static struct rtnl_link_stats64 *tg3_get_stats64(struct net_device *dev,
14137 struct rtnl_link_stats64 *stats)
14138{
14139 struct tg3 *tp = netdev_priv(dev);
14140
0f566b20
MC		 14141 spin_lock_bh(&tp->lock);
14142 if (!tp->hw_stats) {
7b31b4de 14143 *stats = tp->net_stats_prev;
0f566b20 14144 spin_unlock_bh(&tp->lock);
7b31b4de 14145 return stats;
0f566b20 14146 }
b4017c53 14147
b4017c53
DM		 14148 tg3_get_nstats(tp, stats);
14149 spin_unlock_bh(&tp->lock);
14150
14151 return stats;
14152}
14153
ccd5ba9d
MC		 14154static void tg3_set_rx_mode(struct net_device *dev)
14155{
14156 struct tg3 *tp = netdev_priv(dev);
14157
14158 if (!netif_running(dev))
14159 return;
14160
14161 tg3_full_lock(tp, 0);
14162 __tg3_set_rx_mode(dev);
14163 tg3_full_unlock(tp);
14164}
14165
faf1627a
MC		 14166static inline void tg3_set_mtu(struct net_device *dev, struct tg3 *tp,
14167 int new_mtu)
14168{
14169 dev->mtu = new_mtu;
14170
14171 if (new_mtu > ETH_DATA_LEN) {
14172 if (tg3_flag(tp, 5780_CLASS)) {
14173 netdev_update_features(dev);
14174 tg3_flag_clear(tp, TSO_CAPABLE);
14175 } else {
14176 tg3_flag_set(tp, JUMBO_RING_ENABLE);
14177 }
14178 } else {
14179 if (tg3_flag(tp, 5780_CLASS)) {
14180 tg3_flag_set(tp, TSO_CAPABLE);
14181 netdev_update_features(dev);
14182 }
14183 tg3_flag_clear(tp, JUMBO_RING_ENABLE);
14184 }
14185}
14186
14187static int tg3_change_mtu(struct net_device *dev, int new_mtu)
14188{
14189 struct tg3 *tp = netdev_priv(dev);
953c96e0
JP		 14190 int err;
14191 bool reset_phy = false;
faf1627a
MC		 14192
14193 if (new_mtu < TG3_MIN_MTU || new_mtu > TG3_MAX_MTU(tp))
14194 return -EINVAL;
14195
14196 if (!netif_running(dev)) {
14197 /* We'll just catch it later when the
14198 * device is up'd.
14199 */
14200 tg3_set_mtu(dev, tp, new_mtu);
14201 return 0;
14202 }
14203
14204 tg3_phy_stop(tp);
14205
14206 tg3_netif_stop(tp);
14207
c6993dfd
NS		 14208 tg3_set_mtu(dev, tp, new_mtu);
14209
faf1627a
MC		 14210 tg3_full_lock(tp, 1);
14211
14212 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
14213
2fae5e36
MC		 14214 /* Reset PHY, otherwise the read DMA engine will be in a mode that
14215 * breaks all requests to 256 bytes.
14216 */
4153577a 14217 if (tg3_asic_rev(tp) == ASIC_REV_57766)
953c96e0 14218 reset_phy = true;
2fae5e36
MC		 14219
14220 err = tg3_restart_hw(tp, reset_phy);
faf1627a
MC		 14221
14222 if (!err)
14223 tg3_netif_start(tp);
14224
14225 tg3_full_unlock(tp);
14226
14227 if (!err)
14228 tg3_phy_start(tp);
14229
14230 return err;
14231}
14232
14233static const struct net_device_ops tg3_netdev_ops = {
14234 .ndo_open = tg3_open,
14235 .ndo_stop = tg3_close,
14236 .ndo_start_xmit = tg3_start_xmit,
14237 .ndo_get_stats64 = tg3_get_stats64,
14238 .ndo_validate_addr = eth_validate_addr,
14239 .ndo_set_rx_mode = tg3_set_rx_mode,
14240 .ndo_set_mac_address = tg3_set_mac_addr,
14241 .ndo_do_ioctl = tg3_ioctl,
14242 .ndo_tx_timeout = tg3_tx_timeout,
14243 .ndo_change_mtu = tg3_change_mtu,
14244 .ndo_fix_features = tg3_fix_features,
14245 .ndo_set_features = tg3_set_features,
14246#ifdef CONFIG_NET_POLL_CONTROLLER
14247 .ndo_poll_controller = tg3_poll_controller,
14248#endif
14249};
14250
229b1ad1 14251static void tg3_get_eeprom_size(struct tg3 *tp)
1da177e4 14252{
1b27777a 14253 u32 cursize, val, magic;
1da177e4
LT		 14254
14255 tp->nvram_size = EEPROM_CHIP_SIZE;
14256
e4f34110 14257 if (tg3_nvram_read(tp, 0, &magic) != 0)
1da177e4
LT		 14258 return;
14259
b16250e3
MC		 14260 if ((magic != TG3_EEPROM_MAGIC) &&
14261 ((magic & TG3_EEPROM_MAGIC_FW_MSK) != TG3_EEPROM_MAGIC_FW) &&
14262 ((magic & TG3_EEPROM_MAGIC_HW_MSK) != TG3_EEPROM_MAGIC_HW))
1da177e4
LT		 14263 return;
14264
14265 /*
14266 * Size the chip by reading offsets at increasing powers of two.
14267 * When we encounter our validation signature, we know the addressing
14268 * has wrapped around, and thus have our chip size.
14269 */
1b27777a 14270 cursize = 0x10;
1da177e4
LT		 14271
14272 while (cursize < tp->nvram_size) {
e4f34110 14273 if (tg3_nvram_read(tp, cursize, &val) != 0)
1da177e4
LT		 14274 return;
14275
1820180b 14276 if (val == magic)
1da177e4
LT		 14277 break;
14278
14279 cursize <<= 1;
14280 }
14281
14282 tp->nvram_size = cursize;
14283}
6aa20a22 14284
229b1ad1 14285static void tg3_get_nvram_size(struct tg3 *tp)
1da177e4
LT		 14286{
14287 u32 val;
14288
63c3a66f 14289 if (tg3_flag(tp, NO_NVRAM) || tg3_nvram_read(tp, 0, &val) != 0)
1b27777a
MC		 14290 return;
14291
14292 /* Selfboot format */
1820180b 14293 if (val != TG3_EEPROM_MAGIC) {
1b27777a
MC		 14294 tg3_get_eeprom_size(tp);
14295 return;
14296 }
14297
6d348f2c 14298 if (tg3_nvram_read(tp, 0xf0, &val) == 0) {
1da177e4 14299 if (val != 0) {
6d348f2c
MC		 14300 /* This is confusing. We want to operate on the
14301 * 16-bit value at offset 0xf2. The tg3_nvram_read()
14302 * call will read from NVRAM and byteswap the data
14303 * according to the byteswapping settings for all
14304 * other register accesses. This ensures the data we
14305 * want will always reside in the lower 16-bits.
14306 * However, the data in NVRAM is in LE format, which
14307 * means the data from the NVRAM read will always be
14308 * opposite the endianness of the CPU. The 16-bit
14309 * byteswap then brings the data to CPU endianness.
14310 */
14311 tp->nvram_size = swab16((u16)(val & 0x0000ffff)) * 1024;
1da177e4
LT		 14312 return;
14313 }
14314 }
fd1122a2 14315 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
1da177e4
LT		 14316}
14317
229b1ad1 14318static void tg3_get_nvram_info(struct tg3 *tp)
1da177e4
LT		 14319{
14320 u32 nvcfg1;
14321
14322 nvcfg1 = tr32(NVRAM_CFG1);
14323 if (nvcfg1 & NVRAM_CFG1_FLASHIF_ENAB) {
63c3a66f 14324 tg3_flag_set(tp, FLASH);
8590a603 14325 } else {
1da177e4
LT		 14326 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14327 tw32(NVRAM_CFG1, nvcfg1);
14328 }
14329
4153577a 14330 if (tg3_asic_rev(tp) == ASIC_REV_5750 ||
63c3a66f 14331 tg3_flag(tp, 5780_CLASS)) {
1da177e4 14332 switch (nvcfg1 & NVRAM_CFG1_VENDOR_MASK) {
8590a603
MC		 14333 case FLASH_VENDOR_ATMEL_FLASH_BUFFERED:
14334 tp->nvram_jedecnum = JEDEC_ATMEL;
14335 tp->nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
63c3a66f 14336 tg3_flag_set(tp, NVRAM_BUFFERED);
8590a603
MC		 14337 break;
14338 case FLASH_VENDOR_ATMEL_FLASH_UNBUFFERED:
14339 tp->nvram_jedecnum = JEDEC_ATMEL;
14340 tp->nvram_pagesize = ATMEL_AT25F512_PAGE_SIZE;
14341 break;
14342 case FLASH_VENDOR_ATMEL_EEPROM:
14343 tp->nvram_jedecnum = JEDEC_ATMEL;
14344 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
63c3a66f 14345 tg3_flag_set(tp, NVRAM_BUFFERED);
8590a603
MC		 14346 break;
14347 case FLASH_VENDOR_ST:
14348 tp->nvram_jedecnum = JEDEC_ST;
14349 tp->nvram_pagesize = ST_M45PEX0_PAGE_SIZE;
63c3a66f 14350 tg3_flag_set(tp, NVRAM_BUFFERED);
8590a603
MC		 14351 break;
14352 case FLASH_VENDOR_SAIFUN:
14353 tp->nvram_jedecnum = JEDEC_SAIFUN;
14354 tp->nvram_pagesize = SAIFUN_SA25F0XX_PAGE_SIZE;
14355 break;
14356 case FLASH_VENDOR_SST_SMALL:
14357 case FLASH_VENDOR_SST_LARGE:
14358 tp->nvram_jedecnum = JEDEC_SST;
14359 tp->nvram_pagesize = SST_25VF0X0_PAGE_SIZE;
14360 break;
1da177e4 14361 }
8590a603 14362 } else {
1da177e4
LT		 14363 tp->nvram_jedecnum = JEDEC_ATMEL;
14364 tp->nvram_pagesize = ATMEL_AT45DB0X1B_PAGE_SIZE;
63c3a66f 14365 tg3_flag_set(tp, NVRAM_BUFFERED);
1da177e4
LT		 14366 }
14367}
14368
229b1ad1 14369static void tg3_nvram_get_pagesize(struct tg3 *tp, u32 nvmcfg1)
a1b950d5
MC		 14370{
14371 switch (nvmcfg1 & NVRAM_CFG1_5752PAGE_SIZE_MASK) {
14372 case FLASH_5752PAGE_SIZE_256:
14373 tp->nvram_pagesize = 256;
14374 break;
14375 case FLASH_5752PAGE_SIZE_512:
14376 tp->nvram_pagesize = 512;
14377 break;
14378 case FLASH_5752PAGE_SIZE_1K:
14379 tp->nvram_pagesize = 1024;
14380 break;
14381 case FLASH_5752PAGE_SIZE_2K:
14382 tp->nvram_pagesize = 2048;
14383 break;
14384 case FLASH_5752PAGE_SIZE_4K:
14385 tp->nvram_pagesize = 4096;
14386 break;
14387 case FLASH_5752PAGE_SIZE_264:
14388 tp->nvram_pagesize = 264;
14389 break;
14390 case FLASH_5752PAGE_SIZE_528:
14391 tp->nvram_pagesize = 528;
14392 break;
14393 }
14394}
14395
229b1ad1 14396static void tg3_get_5752_nvram_info(struct tg3 *tp)
361b4ac2
MC		 14397{
14398 u32 nvcfg1;
14399
14400 nvcfg1 = tr32(NVRAM_CFG1);
14401
e6af301b
MC		 14402 /* NVRAM protection for TPM */
14403 if (nvcfg1 & (1 << 27))
63c3a66f 14404 tg3_flag_set(tp, PROTECTED_NVRAM);
e6af301b 14405
361b4ac2 14406 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
8590a603
MC		 14407 case FLASH_5752VENDOR_ATMEL_EEPROM_64KHZ:
14408 case FLASH_5752VENDOR_ATMEL_EEPROM_376KHZ:
14409 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14410 tg3_flag_set(tp, NVRAM_BUFFERED);
8590a603
MC		 14411 break;
14412 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
14413 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14414 tg3_flag_set(tp, NVRAM_BUFFERED);
14415 tg3_flag_set(tp, FLASH);
8590a603
MC		 14416 break;
14417 case FLASH_5752VENDOR_ST_M45PE10:
14418 case FLASH_5752VENDOR_ST_M45PE20:
14419 case FLASH_5752VENDOR_ST_M45PE40:
14420 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14421 tg3_flag_set(tp, NVRAM_BUFFERED);
14422 tg3_flag_set(tp, FLASH);
8590a603 14423 break;
361b4ac2
MC		 14424 }
14425
63c3a66f 14426 if (tg3_flag(tp, FLASH)) {
a1b950d5 14427 tg3_nvram_get_pagesize(tp, nvcfg1);
8590a603 14428 } else {
361b4ac2
MC		 14429 /* For eeprom, set pagesize to maximum eeprom size */
14430 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
14431
14432 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14433 tw32(NVRAM_CFG1, nvcfg1);
14434 }
14435}
14436
229b1ad1 14437static void tg3_get_5755_nvram_info(struct tg3 *tp)
d3c7b886 14438{
989a9d23 14439 u32 nvcfg1, protect = 0;
d3c7b886
MC		 14440
14441 nvcfg1 = tr32(NVRAM_CFG1);
14442
14443 /* NVRAM protection for TPM */
989a9d23 14444 if (nvcfg1 & (1 << 27)) {
63c3a66f 14445 tg3_flag_set(tp, PROTECTED_NVRAM);
989a9d23
MC		 14446 protect = 1;
14447 }
d3c7b886 14448
989a9d23
MC		 14449 nvcfg1 &= NVRAM_CFG1_5752VENDOR_MASK;
14450 switch (nvcfg1) {
8590a603
MC		 14451 case FLASH_5755VENDOR_ATMEL_FLASH_1:
14452 case FLASH_5755VENDOR_ATMEL_FLASH_2:
14453 case FLASH_5755VENDOR_ATMEL_FLASH_3:
14454 case FLASH_5755VENDOR_ATMEL_FLASH_5:
14455 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14456 tg3_flag_set(tp, NVRAM_BUFFERED);
14457 tg3_flag_set(tp, FLASH);
8590a603
MC		 14458 tp->nvram_pagesize = 264;
14459 if (nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_1 ||
14460 nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_5)
14461 tp->nvram_size = (protect ? 0x3e200 :
14462 TG3_NVRAM_SIZE_512KB);
14463 else if (nvcfg1 == FLASH_5755VENDOR_ATMEL_FLASH_2)
14464 tp->nvram_size = (protect ? 0x1f200 :
14465 TG3_NVRAM_SIZE_256KB);
14466 else
14467 tp->nvram_size = (protect ? 0x1f200 :
14468 TG3_NVRAM_SIZE_128KB);
14469 break;
14470 case FLASH_5752VENDOR_ST_M45PE10:
14471 case FLASH_5752VENDOR_ST_M45PE20:
14472 case FLASH_5752VENDOR_ST_M45PE40:
14473 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14474 tg3_flag_set(tp, NVRAM_BUFFERED);
14475 tg3_flag_set(tp, FLASH);
8590a603
MC		 14476 tp->nvram_pagesize = 256;
14477 if (nvcfg1 == FLASH_5752VENDOR_ST_M45PE10)
14478 tp->nvram_size = (protect ?
14479 TG3_NVRAM_SIZE_64KB :
14480 TG3_NVRAM_SIZE_128KB);
14481 else if (nvcfg1 == FLASH_5752VENDOR_ST_M45PE20)
14482 tp->nvram_size = (protect ?
14483 TG3_NVRAM_SIZE_64KB :
14484 TG3_NVRAM_SIZE_256KB);
14485 else
14486 tp->nvram_size = (protect ?
14487 TG3_NVRAM_SIZE_128KB :
14488 TG3_NVRAM_SIZE_512KB);
14489 break;
d3c7b886
MC		 14490 }
14491}
14492
229b1ad1 14493static void tg3_get_5787_nvram_info(struct tg3 *tp)
1b27777a
MC		 14494{
14495 u32 nvcfg1;
14496
14497 nvcfg1 = tr32(NVRAM_CFG1);
14498
14499 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
8590a603
MC		 14500 case FLASH_5787VENDOR_ATMEL_EEPROM_64KHZ:
14501 case FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ:
14502 case FLASH_5787VENDOR_MICRO_EEPROM_64KHZ:
14503 case FLASH_5787VENDOR_MICRO_EEPROM_376KHZ:
14504 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14505 tg3_flag_set(tp, NVRAM_BUFFERED);
8590a603 14506 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
1b27777a 14507
8590a603
MC		 14508 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14509 tw32(NVRAM_CFG1, nvcfg1);
14510 break;
14511 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
14512 case FLASH_5755VENDOR_ATMEL_FLASH_1:
14513 case FLASH_5755VENDOR_ATMEL_FLASH_2:
14514 case FLASH_5755VENDOR_ATMEL_FLASH_3:
14515 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14516 tg3_flag_set(tp, NVRAM_BUFFERED);
14517 tg3_flag_set(tp, FLASH);
8590a603
MC		 14518 tp->nvram_pagesize = 264;
14519 break;
14520 case FLASH_5752VENDOR_ST_M45PE10:
14521 case FLASH_5752VENDOR_ST_M45PE20:
14522 case FLASH_5752VENDOR_ST_M45PE40:
14523 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14524 tg3_flag_set(tp, NVRAM_BUFFERED);
14525 tg3_flag_set(tp, FLASH);
8590a603
MC		 14526 tp->nvram_pagesize = 256;
14527 break;
1b27777a
MC		 14528 }
14529}
14530
229b1ad1 14531static void tg3_get_5761_nvram_info(struct tg3 *tp)
6b91fa02
MC		 14532{
14533 u32 nvcfg1, protect = 0;
14534
14535 nvcfg1 = tr32(NVRAM_CFG1);
14536
14537 /* NVRAM protection for TPM */
14538 if (nvcfg1 & (1 << 27)) {
63c3a66f 14539 tg3_flag_set(tp, PROTECTED_NVRAM);
6b91fa02
MC		 14540 protect = 1;
14541 }
14542
14543 nvcfg1 &= NVRAM_CFG1_5752VENDOR_MASK;
14544 switch (nvcfg1) {
8590a603
MC		 14545 case FLASH_5761VENDOR_ATMEL_ADB021D:
14546 case FLASH_5761VENDOR_ATMEL_ADB041D:
14547 case FLASH_5761VENDOR_ATMEL_ADB081D:
14548 case FLASH_5761VENDOR_ATMEL_ADB161D:
14549 case FLASH_5761VENDOR_ATMEL_MDB021D:
14550 case FLASH_5761VENDOR_ATMEL_MDB041D:
14551 case FLASH_5761VENDOR_ATMEL_MDB081D:
14552 case FLASH_5761VENDOR_ATMEL_MDB161D:
14553 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14554 tg3_flag_set(tp, NVRAM_BUFFERED);
14555 tg3_flag_set(tp, FLASH);
14556 tg3_flag_set(tp, NO_NVRAM_ADDR_TRANS);
8590a603
MC		 14557 tp->nvram_pagesize = 256;
14558 break;
14559 case FLASH_5761VENDOR_ST_A_M45PE20:
14560 case FLASH_5761VENDOR_ST_A_M45PE40:
14561 case FLASH_5761VENDOR_ST_A_M45PE80:
14562 case FLASH_5761VENDOR_ST_A_M45PE16:
14563 case FLASH_5761VENDOR_ST_M_M45PE20:
14564 case FLASH_5761VENDOR_ST_M_M45PE40:
14565 case FLASH_5761VENDOR_ST_M_M45PE80:
14566 case FLASH_5761VENDOR_ST_M_M45PE16:
14567 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14568 tg3_flag_set(tp, NVRAM_BUFFERED);
14569 tg3_flag_set(tp, FLASH);
8590a603
MC		 14570 tp->nvram_pagesize = 256;
14571 break;
6b91fa02
MC		 14572 }
14573
14574 if (protect) {
14575 tp->nvram_size = tr32(NVRAM_ADDR_LOCKOUT);
14576 } else {
14577 switch (nvcfg1) {
8590a603
MC		 14578 case FLASH_5761VENDOR_ATMEL_ADB161D:
14579 case FLASH_5761VENDOR_ATMEL_MDB161D:
14580 case FLASH_5761VENDOR_ST_A_M45PE16:
14581 case FLASH_5761VENDOR_ST_M_M45PE16:
14582 tp->nvram_size = TG3_NVRAM_SIZE_2MB;
14583 break;
14584 case FLASH_5761VENDOR_ATMEL_ADB081D:
14585 case FLASH_5761VENDOR_ATMEL_MDB081D:
14586 case FLASH_5761VENDOR_ST_A_M45PE80:
14587 case FLASH_5761VENDOR_ST_M_M45PE80:
14588 tp->nvram_size = TG3_NVRAM_SIZE_1MB;
14589 break;
14590 case FLASH_5761VENDOR_ATMEL_ADB041D:
14591 case FLASH_5761VENDOR_ATMEL_MDB041D:
14592 case FLASH_5761VENDOR_ST_A_M45PE40:
14593 case FLASH_5761VENDOR_ST_M_M45PE40:
14594 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
14595 break;
14596 case FLASH_5761VENDOR_ATMEL_ADB021D:
14597 case FLASH_5761VENDOR_ATMEL_MDB021D:
14598 case FLASH_5761VENDOR_ST_A_M45PE20:
14599 case FLASH_5761VENDOR_ST_M_M45PE20:
14600 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14601 break;
6b91fa02
MC		 14602 }
14603 }
14604}
14605
229b1ad1 14606static void tg3_get_5906_nvram_info(struct tg3 *tp)
b5d3772c
MC		 14607{
14608 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14609 tg3_flag_set(tp, NVRAM_BUFFERED);
b5d3772c
MC		 14610 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
14611}
14612
229b1ad1 14613static void tg3_get_57780_nvram_info(struct tg3 *tp)
321d32a0
MC		 14614{
14615 u32 nvcfg1;
14616
14617 nvcfg1 = tr32(NVRAM_CFG1);
14618
14619 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14620 case FLASH_5787VENDOR_ATMEL_EEPROM_376KHZ:
14621 case FLASH_5787VENDOR_MICRO_EEPROM_376KHZ:
14622 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14623 tg3_flag_set(tp, NVRAM_BUFFERED);
321d32a0
MC		 14624 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
14625
14626 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14627 tw32(NVRAM_CFG1, nvcfg1);
14628 return;
14629 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
14630 case FLASH_57780VENDOR_ATMEL_AT45DB011D:
14631 case FLASH_57780VENDOR_ATMEL_AT45DB011B:
14632 case FLASH_57780VENDOR_ATMEL_AT45DB021D:
14633 case FLASH_57780VENDOR_ATMEL_AT45DB021B:
14634 case FLASH_57780VENDOR_ATMEL_AT45DB041D:
14635 case FLASH_57780VENDOR_ATMEL_AT45DB041B:
14636 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14637 tg3_flag_set(tp, NVRAM_BUFFERED);
14638 tg3_flag_set(tp, FLASH);
321d32a0
MC		 14639
14640 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14641 case FLASH_5752VENDOR_ATMEL_FLASH_BUFFERED:
14642 case FLASH_57780VENDOR_ATMEL_AT45DB011D:
14643 case FLASH_57780VENDOR_ATMEL_AT45DB011B:
14644 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
14645 break;
14646 case FLASH_57780VENDOR_ATMEL_AT45DB021D:
14647 case FLASH_57780VENDOR_ATMEL_AT45DB021B:
14648 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14649 break;
14650 case FLASH_57780VENDOR_ATMEL_AT45DB041D:
14651 case FLASH_57780VENDOR_ATMEL_AT45DB041B:
14652 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
14653 break;
14654 }
14655 break;
14656 case FLASH_5752VENDOR_ST_M45PE10:
14657 case FLASH_5752VENDOR_ST_M45PE20:
14658 case FLASH_5752VENDOR_ST_M45PE40:
14659 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14660 tg3_flag_set(tp, NVRAM_BUFFERED);
14661 tg3_flag_set(tp, FLASH);
321d32a0
MC		 14662
14663 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14664 case FLASH_5752VENDOR_ST_M45PE10:
14665 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
14666 break;
14667 case FLASH_5752VENDOR_ST_M45PE20:
14668 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14669 break;
14670 case FLASH_5752VENDOR_ST_M45PE40:
14671 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
14672 break;
14673 }
14674 break;
14675 default:
63c3a66f 14676 tg3_flag_set(tp, NO_NVRAM);
321d32a0
MC		 14677 return;
14678 }
14679
a1b950d5
MC		 14680 tg3_nvram_get_pagesize(tp, nvcfg1);
14681 if (tp->nvram_pagesize != 264 && tp->nvram_pagesize != 528)
63c3a66f 14682 tg3_flag_set(tp, NO_NVRAM_ADDR_TRANS);
a1b950d5
MC		 14683}
14684
14685
229b1ad1 14686static void tg3_get_5717_nvram_info(struct tg3 *tp)
a1b950d5
MC		 14687{
14688 u32 nvcfg1;
14689
14690 nvcfg1 = tr32(NVRAM_CFG1);
14691
14692 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14693 case FLASH_5717VENDOR_ATMEL_EEPROM:
14694 case FLASH_5717VENDOR_MICRO_EEPROM:
14695 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14696 tg3_flag_set(tp, NVRAM_BUFFERED);
a1b950d5
MC		 14697 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
14698
14699 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14700 tw32(NVRAM_CFG1, nvcfg1);
14701 return;
14702 case FLASH_5717VENDOR_ATMEL_MDB011D:
14703 case FLASH_5717VENDOR_ATMEL_ADB011B:
14704 case FLASH_5717VENDOR_ATMEL_ADB011D:
14705 case FLASH_5717VENDOR_ATMEL_MDB021D:
14706 case FLASH_5717VENDOR_ATMEL_ADB021B:
14707 case FLASH_5717VENDOR_ATMEL_ADB021D:
14708 case FLASH_5717VENDOR_ATMEL_45USPT:
14709 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14710 tg3_flag_set(tp, NVRAM_BUFFERED);
14711 tg3_flag_set(tp, FLASH);
a1b950d5
MC		 14712
14713 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14714 case FLASH_5717VENDOR_ATMEL_MDB021D:
66ee33bf
MC		 14715 /* Detect size with tg3_nvram_get_size() */
14716 break;
a1b950d5
MC		 14717 case FLASH_5717VENDOR_ATMEL_ADB021B:
14718 case FLASH_5717VENDOR_ATMEL_ADB021D:
14719 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14720 break;
14721 default:
14722 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
14723 break;
14724 }
321d32a0 14725 break;
a1b950d5
MC		 14726 case FLASH_5717VENDOR_ST_M_M25PE10:
14727 case FLASH_5717VENDOR_ST_A_M25PE10:
14728 case FLASH_5717VENDOR_ST_M_M45PE10:
14729 case FLASH_5717VENDOR_ST_A_M45PE10:
14730 case FLASH_5717VENDOR_ST_M_M25PE20:
14731 case FLASH_5717VENDOR_ST_A_M25PE20:
14732 case FLASH_5717VENDOR_ST_M_M45PE20:
14733 case FLASH_5717VENDOR_ST_A_M45PE20:
14734 case FLASH_5717VENDOR_ST_25USPT:
14735 case FLASH_5717VENDOR_ST_45USPT:
14736 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14737 tg3_flag_set(tp, NVRAM_BUFFERED);
14738 tg3_flag_set(tp, FLASH);
a1b950d5
MC		 14739
14740 switch (nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK) {
14741 case FLASH_5717VENDOR_ST_M_M25PE20:
a1b950d5 14742 case FLASH_5717VENDOR_ST_M_M45PE20:
66ee33bf
MC		 14743 /* Detect size with tg3_nvram_get_size() */
14744 break;
14745 case FLASH_5717VENDOR_ST_A_M25PE20:
a1b950d5
MC		 14746 case FLASH_5717VENDOR_ST_A_M45PE20:
14747 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14748 break;
14749 default:
14750 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
14751 break;
14752 }
321d32a0 14753 break;
a1b950d5 14754 default:
63c3a66f 14755 tg3_flag_set(tp, NO_NVRAM);
a1b950d5 14756 return;
321d32a0 14757 }
a1b950d5
MC		 14758
14759 tg3_nvram_get_pagesize(tp, nvcfg1);
14760 if (tp->nvram_pagesize != 264 && tp->nvram_pagesize != 528)
63c3a66f 14761 tg3_flag_set(tp, NO_NVRAM_ADDR_TRANS);
321d32a0
MC		 14762}
14763
229b1ad1 14764static void tg3_get_5720_nvram_info(struct tg3 *tp)
9b91b5f1
MC		 14765{
14766 u32 nvcfg1, nvmpinstrp;
14767
14768 nvcfg1 = tr32(NVRAM_CFG1);
14769 nvmpinstrp = nvcfg1 & NVRAM_CFG1_5752VENDOR_MASK;
14770
4153577a 14771 if (tg3_asic_rev(tp) == ASIC_REV_5762) {
c86a8560
MC		 14772 if (!(nvcfg1 & NVRAM_CFG1_5762VENDOR_MASK)) {
14773 tg3_flag_set(tp, NO_NVRAM);
14774 return;
14775 }
14776
14777 switch (nvmpinstrp) {
14778 case FLASH_5762_EEPROM_HD:
14779 nvmpinstrp = FLASH_5720_EEPROM_HD;
17e1a42f 14780 break;
c86a8560
MC		 14781 case FLASH_5762_EEPROM_LD:
14782 nvmpinstrp = FLASH_5720_EEPROM_LD;
17e1a42f 14783 break;
f6334bb8
MC		 14784 case FLASH_5720VENDOR_M_ST_M45PE20:
14785 /* This pinstrap supports multiple sizes, so force it
14786 * to read the actual size from location 0xf0.
14787 */
14788 nvmpinstrp = FLASH_5720VENDOR_ST_45USPT;
14789 break;
c86a8560
MC		 14790 }
14791 }
14792
9b91b5f1
MC		 14793 switch (nvmpinstrp) {
14794 case FLASH_5720_EEPROM_HD:
14795 case FLASH_5720_EEPROM_LD:
14796 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f 14797 tg3_flag_set(tp, NVRAM_BUFFERED);
9b91b5f1
MC		 14798
14799 nvcfg1 &= ~NVRAM_CFG1_COMPAT_BYPASS;
14800 tw32(NVRAM_CFG1, nvcfg1);
14801 if (nvmpinstrp == FLASH_5720_EEPROM_HD)
14802 tp->nvram_pagesize = ATMEL_AT24C512_CHIP_SIZE;
14803 else
14804 tp->nvram_pagesize = ATMEL_AT24C02_CHIP_SIZE;
14805 return;
14806 case FLASH_5720VENDOR_M_ATMEL_DB011D:
14807 case FLASH_5720VENDOR_A_ATMEL_DB011B:
14808 case FLASH_5720VENDOR_A_ATMEL_DB011D:
14809 case FLASH_5720VENDOR_M_ATMEL_DB021D:
14810 case FLASH_5720VENDOR_A_ATMEL_DB021B:
14811 case FLASH_5720VENDOR_A_ATMEL_DB021D:
14812 case FLASH_5720VENDOR_M_ATMEL_DB041D:
14813 case FLASH_5720VENDOR_A_ATMEL_DB041B:
14814 case FLASH_5720VENDOR_A_ATMEL_DB041D:
14815 case FLASH_5720VENDOR_M_ATMEL_DB081D:
14816 case FLASH_5720VENDOR_A_ATMEL_DB081D:
14817 case FLASH_5720VENDOR_ATMEL_45USPT:
14818 tp->nvram_jedecnum = JEDEC_ATMEL;
63c3a66f
JP		 14819 tg3_flag_set(tp, NVRAM_BUFFERED);
14820 tg3_flag_set(tp, FLASH);
9b91b5f1
MC		 14821
14822 switch (nvmpinstrp) {
14823 case FLASH_5720VENDOR_M_ATMEL_DB021D:
14824 case FLASH_5720VENDOR_A_ATMEL_DB021B:
14825 case FLASH_5720VENDOR_A_ATMEL_DB021D:
14826 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14827 break;
14828 case FLASH_5720VENDOR_M_ATMEL_DB041D:
14829 case FLASH_5720VENDOR_A_ATMEL_DB041B:
14830 case FLASH_5720VENDOR_A_ATMEL_DB041D:
14831 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
14832 break;
14833 case FLASH_5720VENDOR_M_ATMEL_DB081D:
14834 case FLASH_5720VENDOR_A_ATMEL_DB081D:
14835 tp->nvram_size = TG3_NVRAM_SIZE_1MB;
14836 break;
14837 default:
4153577a 14838 if (tg3_asic_rev(tp) != ASIC_REV_5762)
c5d0b72e 14839 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
9b91b5f1
MC		 14840 break;
14841 }
14842 break;
14843 case FLASH_5720VENDOR_M_ST_M25PE10:
14844 case FLASH_5720VENDOR_M_ST_M45PE10:
14845 case FLASH_5720VENDOR_A_ST_M25PE10:
14846 case FLASH_5720VENDOR_A_ST_M45PE10:
14847 case FLASH_5720VENDOR_M_ST_M25PE20:
14848 case FLASH_5720VENDOR_M_ST_M45PE20:
14849 case FLASH_5720VENDOR_A_ST_M25PE20:
14850 case FLASH_5720VENDOR_A_ST_M45PE20:
14851 case FLASH_5720VENDOR_M_ST_M25PE40:
14852 case FLASH_5720VENDOR_M_ST_M45PE40:
14853 case FLASH_5720VENDOR_A_ST_M25PE40:
14854 case FLASH_5720VENDOR_A_ST_M45PE40:
14855 case FLASH_5720VENDOR_M_ST_M25PE80:
14856 case FLASH_5720VENDOR_M_ST_M45PE80:
14857 case FLASH_5720VENDOR_A_ST_M25PE80:
14858 case FLASH_5720VENDOR_A_ST_M45PE80:
14859 case FLASH_5720VENDOR_ST_25USPT:
14860 case FLASH_5720VENDOR_ST_45USPT:
14861 tp->nvram_jedecnum = JEDEC_ST;
63c3a66f
JP		 14862 tg3_flag_set(tp, NVRAM_BUFFERED);
14863 tg3_flag_set(tp, FLASH);
9b91b5f1
MC		 14864
14865 switch (nvmpinstrp) {
14866 case FLASH_5720VENDOR_M_ST_M25PE20:
14867 case FLASH_5720VENDOR_M_ST_M45PE20:
14868 case FLASH_5720VENDOR_A_ST_M25PE20:
14869 case FLASH_5720VENDOR_A_ST_M45PE20:
14870 tp->nvram_size = TG3_NVRAM_SIZE_256KB;
14871 break;
14872 case FLASH_5720VENDOR_M_ST_M25PE40:
14873 case FLASH_5720VENDOR_M_ST_M45PE40:
14874 case FLASH_5720VENDOR_A_ST_M25PE40:
14875 case FLASH_5720VENDOR_A_ST_M45PE40:
14876 tp->nvram_size = TG3_NVRAM_SIZE_512KB;
14877 break;
14878 case FLASH_5720VENDOR_M_ST_M25PE80:
14879 case FLASH_5720VENDOR_M_ST_M45PE80:
14880 case FLASH_5720VENDOR_A_ST_M25PE80:
14881 case FLASH_5720VENDOR_A_ST_M45PE80:
14882 tp->nvram_size = TG3_NVRAM_SIZE_1MB;
14883 break;
14884 default:
4153577a 14885 if (tg3_asic_rev(tp) != ASIC_REV_5762)
c5d0b72e 14886 tp->nvram_size = TG3_NVRAM_SIZE_128KB;
9b91b5f1
MC		 14887 break;
14888 }
14889 break;
14890 default:
63c3a66f 14891 tg3_flag_set(tp, NO_NVRAM);
9b91b5f1
MC		 14892 return;
14893 }
14894
14895 tg3_nvram_get_pagesize(tp, nvcfg1);
14896 if (tp->nvram_pagesize != 264 && tp->nvram_pagesize != 528)
63c3a66f 14897 tg3_flag_set(tp, NO_NVRAM_ADDR_TRANS);
c86a8560 14898
4153577a 14899 if (tg3_asic_rev(tp) == ASIC_REV_5762) {
c86a8560
MC		 14900 u32 val;
14901
14902 if (tg3_nvram_read(tp, 0, &val))
14903 return;
14904
14905 if (val != TG3_EEPROM_MAGIC &&
14906 (val & TG3_EEPROM_MAGIC_FW_MSK) != TG3_EEPROM_MAGIC_FW)
14907 tg3_flag_set(tp, NO_NVRAM);
14908 }
9b91b5f1
MC		 14909}
14910
1da177e4 14911/* Chips other than 5700/5701 use the NVRAM for fetching info. */
229b1ad1 14912static void tg3_nvram_init(struct tg3 *tp)
1da177e4 14913{
7e6c63f0
HM		 14914 if (tg3_flag(tp, IS_SSB_CORE)) {
14915 /* No NVRAM and EEPROM on the SSB Broadcom GigE core. */
14916 tg3_flag_clear(tp, NVRAM);
14917 tg3_flag_clear(tp, NVRAM_BUFFERED);
14918 tg3_flag_set(tp, NO_NVRAM);
14919 return;
14920 }
14921
1da177e4
LT		 14922 tw32_f(GRC_EEPROM_ADDR,
14923 (EEPROM_ADDR_FSM_RESET |
14924 (EEPROM_DEFAULT_CLOCK_PERIOD <<
14925 EEPROM_ADDR_CLKPERD_SHIFT)));
14926
9d57f01c 14927 msleep(1);
1da177e4
LT		 14928
14929 /* Enable seeprom accesses. */
14930 tw32_f(GRC_LOCAL_CTRL,
14931 tr32(GRC_LOCAL_CTRL) | GRC_LCLCTRL_AUTO_SEEPROM);
14932 udelay(100);
14933
4153577a
JP		 14934 if (tg3_asic_rev(tp) != ASIC_REV_5700 &&
14935 tg3_asic_rev(tp) != ASIC_REV_5701) {
63c3a66f 14936 tg3_flag_set(tp, NVRAM);
1da177e4 14937
ec41c7df 14938 if (tg3_nvram_lock(tp)) {
5129c3a3
MC		 14939 netdev_warn(tp->dev,
14940 "Cannot get nvram lock, %s failed\n",
05dbe005 14941 __func__);
ec41c7df
MC		 14942 return;
14943 }
e6af301b 14944 tg3_enable_nvram_access(tp);
1da177e4 14945
989a9d23
MC		 14946 tp->nvram_size = 0;
14947
4153577a 14948 if (tg3_asic_rev(tp) == ASIC_REV_5752)
361b4ac2 14949 tg3_get_5752_nvram_info(tp);
4153577a 14950 else if (tg3_asic_rev(tp) == ASIC_REV_5755)
d3c7b886 14951 tg3_get_5755_nvram_info(tp);
4153577a
JP		 14952 else if (tg3_asic_rev(tp) == ASIC_REV_5787 ||
14953 tg3_asic_rev(tp) == ASIC_REV_5784 ||
14954 tg3_asic_rev(tp) == ASIC_REV_5785)
1b27777a 14955 tg3_get_5787_nvram_info(tp);
4153577a 14956 else if (tg3_asic_rev(tp) == ASIC_REV_5761)
6b91fa02 14957 tg3_get_5761_nvram_info(tp);
4153577a 14958 else if (tg3_asic_rev(tp) == ASIC_REV_5906)
b5d3772c 14959 tg3_get_5906_nvram_info(tp);
4153577a 14960 else if (tg3_asic_rev(tp) == ASIC_REV_57780 ||
55086ad9 14961 tg3_flag(tp, 57765_CLASS))
321d32a0 14962 tg3_get_57780_nvram_info(tp);
4153577a
JP		 14963 else if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
14964 tg3_asic_rev(tp) == ASIC_REV_5719)
a1b950d5 14965 tg3_get_5717_nvram_info(tp);
4153577a
JP		 14966 else if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
14967 tg3_asic_rev(tp) == ASIC_REV_5762)
9b91b5f1 14968 tg3_get_5720_nvram_info(tp);
361b4ac2
MC		 14969 else
14970 tg3_get_nvram_info(tp);
14971
989a9d23
MC		 14972 if (tp->nvram_size == 0)
14973 tg3_get_nvram_size(tp);
1da177e4 14974
e6af301b 14975 tg3_disable_nvram_access(tp);
381291b7 14976 tg3_nvram_unlock(tp);
1da177e4
LT		 14977
14978 } else {
63c3a66f
JP		 14979 tg3_flag_clear(tp, NVRAM);
14980 tg3_flag_clear(tp, NVRAM_BUFFERED);
1da177e4
LT		 14981
14982 tg3_get_eeprom_size(tp);
14983 }
14984}
14985
1da177e4
LT		 14986struct subsys_tbl_ent {
14987 u16 subsys_vendor, subsys_devid;
14988 u32 phy_id;
14989};
14990
229b1ad1 14991static struct subsys_tbl_ent subsys_id_to_phy_id[] = {
1da177e4 14992 /* Broadcom boards. */
24daf2b0 14993 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14994 TG3PCI_SUBDEVICE_ID_BROADCOM_95700A6, TG3_PHY_ID_BCM5401 },
24daf2b0 14995 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14996 TG3PCI_SUBDEVICE_ID_BROADCOM_95701A5, TG3_PHY_ID_BCM5701 },
24daf2b0 14997 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 14998 TG3PCI_SUBDEVICE_ID_BROADCOM_95700T6, TG3_PHY_ID_BCM8002 },
24daf2b0
MC		 14999 { TG3PCI_SUBVENDOR_ID_BROADCOM,
15000 TG3PCI_SUBDEVICE_ID_BROADCOM_95700A9, 0 },
15001 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 15002 TG3PCI_SUBDEVICE_ID_BROADCOM_95701T1, TG3_PHY_ID_BCM5701 },
24daf2b0 15003 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 15004 TG3PCI_SUBDEVICE_ID_BROADCOM_95701T8, TG3_PHY_ID_BCM5701 },
24daf2b0
MC		 15005 { TG3PCI_SUBVENDOR_ID_BROADCOM,
15006 TG3PCI_SUBDEVICE_ID_BROADCOM_95701A7, 0 },
15007 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 15008 TG3PCI_SUBDEVICE_ID_BROADCOM_95701A10, TG3_PHY_ID_BCM5701 },
24daf2b0 15009 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 15010 TG3PCI_SUBDEVICE_ID_BROADCOM_95701A12, TG3_PHY_ID_BCM5701 },
24daf2b0 15011 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 15012 TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX1, TG3_PHY_ID_BCM5703 },
24daf2b0 15013 { TG3PCI_SUBVENDOR_ID_BROADCOM,
79eb6904 15014 TG3PCI_SUBDEVICE_ID_BROADCOM_95703AX2, TG3_PHY_ID_BCM5703 },
1da177e4
LT		 15015
15016 /* 3com boards. */
24daf2b0 15017 { TG3PCI_SUBVENDOR_ID_3COM,
79eb6904 15018 TG3PCI_SUBDEVICE_ID_3COM_3C996T, TG3_PHY_ID_BCM5401 },
24daf2b0 15019 { TG3PCI_SUBVENDOR_ID_3COM,
79eb6904 15020 TG3PCI_SUBDEVICE_ID_3COM_3C996BT, TG3_PHY_ID_BCM5701 },
24daf2b0
MC		 15021 { TG3PCI_SUBVENDOR_ID_3COM,
15022 TG3PCI_SUBDEVICE_ID_3COM_3C996SX, 0 },
15023 { TG3PCI_SUBVENDOR_ID_3COM,
79eb6904 15024 TG3PCI_SUBDEVICE_ID_3COM_3C1000T, TG3_PHY_ID_BCM5701 },
24daf2b0 15025 { TG3PCI_SUBVENDOR_ID_3COM,
79eb6904 15026 TG3PCI_SUBDEVICE_ID_3COM_3C940BR01, TG3_PHY_ID_BCM5701 },
1da177e4
LT		 15027
15028 /* DELL boards. */
24daf2b0 15029 { TG3PCI_SUBVENDOR_ID_DELL,
79eb6904 15030 TG3PCI_SUBDEVICE_ID_DELL_VIPER, TG3_PHY_ID_BCM5401 },
24daf2b0 15031 { TG3PCI_SUBVENDOR_ID_DELL,
79eb6904 15032 TG3PCI_SUBDEVICE_ID_DELL_JAGUAR, TG3_PHY_ID_BCM5401 },
24daf2b0 15033 { TG3PCI_SUBVENDOR_ID_DELL,
79eb6904 15034 TG3PCI_SUBDEVICE_ID_DELL_MERLOT, TG3_PHY_ID_BCM5411 },
24daf2b0 15035 { TG3PCI_SUBVENDOR_ID_DELL,
79eb6904 15036 TG3PCI_SUBDEVICE_ID_DELL_SLIM_MERLOT, TG3_PHY_ID_BCM5411 },
1da177e4
LT		 15037
15038 /* Compaq boards. */
24daf2b0 15039 { TG3PCI_SUBVENDOR_ID_COMPAQ,
79eb6904 15040 TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE, TG3_PHY_ID_BCM5701 },
24daf2b0 15041 { TG3PCI_SUBVENDOR_ID_COMPAQ,
79eb6904 15042 TG3PCI_SUBDEVICE_ID_COMPAQ_BANSHEE_2, TG3_PHY_ID_BCM5701 },
24daf2b0
MC		 15043 { TG3PCI_SUBVENDOR_ID_COMPAQ,
15044 TG3PCI_SUBDEVICE_ID_COMPAQ_CHANGELING, 0 },
15045 { TG3PCI_SUBVENDOR_ID_COMPAQ,
79eb6904 15046 TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780, TG3_PHY_ID_BCM5701 },
24daf2b0 15047 { TG3PCI_SUBVENDOR_ID_COMPAQ,
79eb6904 15048 TG3PCI_SUBDEVICE_ID_COMPAQ_NC7780_2, TG3_PHY_ID_BCM5701 },
1da177e4
LT		 15049
15050 /* IBM boards. */
24daf2b0
MC		 15051 { TG3PCI_SUBVENDOR_ID_IBM,
15052 TG3PCI_SUBDEVICE_ID_IBM_5703SAX2, 0 }
1da177e4
LT		 15053};
15054
229b1ad1 15055static struct subsys_tbl_ent *tg3_lookup_by_subsys(struct tg3 *tp)
1da177e4
LT		 15056{
15057 int i;
15058
15059 for (i = 0; i < ARRAY_SIZE(subsys_id_to_phy_id); i++) {
15060 if ((subsys_id_to_phy_id[i].subsys_vendor ==
15061 tp->pdev->subsystem_vendor) &&
15062 (subsys_id_to_phy_id[i].subsys_devid ==
15063 tp->pdev->subsystem_device))
15064 return &subsys_id_to_phy_id[i];
15065 }
15066 return NULL;
15067}
15068
229b1ad1 15069static void tg3_get_eeprom_hw_cfg(struct tg3 *tp)
1da177e4 15070{
1da177e4 15071 u32 val;
f49639e6 15072
79eb6904 15073 tp->phy_id = TG3_PHY_ID_INVALID;
7d0c41ef
MC		 15074 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
15075
a85feb8c 15076 /* Assume an onboard device and WOL capable by default. */
63c3a66f
JP		 15077 tg3_flag_set(tp, EEPROM_WRITE_PROT);
15078 tg3_flag_set(tp, WOL_CAP);
72b845e0 15079
4153577a 15080 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
9d26e213 15081 if (!(tr32(PCIE_TRANSACTION_CFG) & PCIE_TRANS_CFG_LOM)) {
63c3a66f
JP		 15082 tg3_flag_clear(tp, EEPROM_WRITE_PROT);
15083 tg3_flag_set(tp, IS_NIC);
9d26e213 15084 }
0527ba35
MC		 15085 val = tr32(VCPU_CFGSHDW);
15086 if (val & VCPU_CFGSHDW_ASPM_DBNC)
63c3a66f 15087 tg3_flag_set(tp, ASPM_WORKAROUND);
0527ba35 15088 if ((val & VCPU_CFGSHDW_WOL_ENABLE) &&
6fdbab9d 15089 (val & VCPU_CFGSHDW_WOL_MAGPKT)) {
63c3a66f 15090 tg3_flag_set(tp, WOL_ENABLE);
6fdbab9d
RW		 15091 device_set_wakeup_enable(&tp->pdev->dev, true);
15092 }
05ac4cb7 15093 goto done;
b5d3772c
MC		 15094 }
15095
1da177e4
LT		 15096 tg3_read_mem(tp, NIC_SRAM_DATA_SIG, &val);
15097 if (val == NIC_SRAM_DATA_SIG_MAGIC) {
15098 u32 nic_cfg, led_cfg;
7c786065
NS		 15099 u32 cfg2 = 0, cfg4 = 0, cfg5 = 0;
15100 u32 nic_phy_id, ver, eeprom_phy_id;
7d0c41ef 15101 int eeprom_phy_serdes = 0;
1da177e4
LT		 15102
15103 tg3_read_mem(tp, NIC_SRAM_DATA_CFG, &nic_cfg);
15104 tp->nic_sram_data_cfg = nic_cfg;
15105
15106 tg3_read_mem(tp, NIC_SRAM_DATA_VER, &ver);
15107 ver >>= NIC_SRAM_DATA_VER_SHIFT;
4153577a
JP		 15108 if (tg3_asic_rev(tp) != ASIC_REV_5700 &&
15109 tg3_asic_rev(tp) != ASIC_REV_5701 &&
15110 tg3_asic_rev(tp) != ASIC_REV_5703 &&
1da177e4
LT		 15111 (ver > 0) && (ver < 0x100))
15112 tg3_read_mem(tp, NIC_SRAM_DATA_CFG_2, &cfg2);
15113
4153577a 15114 if (tg3_asic_rev(tp) == ASIC_REV_5785)
a9daf367
MC		 15115 tg3_read_mem(tp, NIC_SRAM_DATA_CFG_4, &cfg4);
15116
7c786065
NS		 15117 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
15118 tg3_asic_rev(tp) == ASIC_REV_5719 ||
15119 tg3_asic_rev(tp) == ASIC_REV_5720)
15120 tg3_read_mem(tp, NIC_SRAM_DATA_CFG_5, &cfg5);
15121
1da177e4
LT		 15122 if ((nic_cfg & NIC_SRAM_DATA_CFG_PHY_TYPE_MASK) ==
15123 NIC_SRAM_DATA_CFG_PHY_TYPE_FIBER)
15124 eeprom_phy_serdes = 1;
15125
15126 tg3_read_mem(tp, NIC_SRAM_DATA_PHY_ID, &nic_phy_id);
15127 if (nic_phy_id != 0) {
15128 u32 id1 = nic_phy_id & NIC_SRAM_DATA_PHY_ID1_MASK;
15129 u32 id2 = nic_phy_id & NIC_SRAM_DATA_PHY_ID2_MASK;
15130
15131 eeprom_phy_id = (id1 >> 16) << 10;
15132 eeprom_phy_id |= (id2 & 0xfc00) << 16;
15133 eeprom_phy_id |= (id2 & 0x03ff) << 0;
15134 } else
15135 eeprom_phy_id = 0;
15136
7d0c41ef 15137 tp->phy_id = eeprom_phy_id;
747e8f8b 15138 if (eeprom_phy_serdes) {
63c3a66f 15139 if (!tg3_flag(tp, 5705_PLUS))
f07e9af3 15140 tp->phy_flags |= TG3_PHYFLG_PHY_SERDES;
a50d0796 15141 else
f07e9af3 15142 tp->phy_flags |= TG3_PHYFLG_MII_SERDES;
747e8f8b 15143 }
7d0c41ef 15144
63c3a66f 15145 if (tg3_flag(tp, 5750_PLUS))
1da177e4
LT		 15146 led_cfg = cfg2 & (NIC_SRAM_DATA_CFG_LED_MODE_MASK |
15147 SHASTA_EXT_LED_MODE_MASK);
cbf46853 15148 else
1da177e4
LT		 15149 led_cfg = nic_cfg & NIC_SRAM_DATA_CFG_LED_MODE_MASK;
15150
15151 switch (led_cfg) {
15152 default:
15153 case NIC_SRAM_DATA_CFG_LED_MODE_PHY_1:
15154 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
15155 break;
15156
15157 case NIC_SRAM_DATA_CFG_LED_MODE_PHY_2:
15158 tp->led_ctrl = LED_CTRL_MODE_PHY_2;
15159 break;
15160
15161 case NIC_SRAM_DATA_CFG_LED_MODE_MAC:
15162 tp->led_ctrl = LED_CTRL_MODE_MAC;
9ba27794
MC		 15163
15164 /* Default to PHY_1_MODE if 0 (MAC_MODE) is
15165 * read on some older 5700/5701 bootcode.
15166 */
4153577a
JP		 15167 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
15168 tg3_asic_rev(tp) == ASIC_REV_5701)
9ba27794
MC		 15169 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
15170
1da177e4
LT		 15171 break;
15172
15173 case SHASTA_EXT_LED_SHARED:
15174 tp->led_ctrl = LED_CTRL_MODE_SHARED;
4153577a
JP		 15175 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5750_A0 &&
15176 tg3_chip_rev_id(tp) != CHIPREV_ID_5750_A1)
1da177e4
LT		 15177 tp->led_ctrl |= (LED_CTRL_MODE_PHY_1 |
15178 LED_CTRL_MODE_PHY_2);
89f67978
NS		 15179
15180 if (tg3_flag(tp, 5717_PLUS) ||
15181 tg3_asic_rev(tp) == ASIC_REV_5762)
15182 tp->led_ctrl |= LED_CTRL_BLINK_RATE_OVERRIDE |
15183 LED_CTRL_BLINK_RATE_MASK;
15184
1da177e4
LT		 15185 break;
15186
15187 case SHASTA_EXT_LED_MAC:
15188 tp->led_ctrl = LED_CTRL_MODE_SHASTA_MAC;
15189 break;
15190
15191 case SHASTA_EXT_LED_COMBO:
15192 tp->led_ctrl = LED_CTRL_MODE_COMBO;
4153577a 15193 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5750_A0)
1da177e4
LT		 15194 tp->led_ctrl |= (LED_CTRL_MODE_PHY_1 |
15195 LED_CTRL_MODE_PHY_2);
15196 break;
15197
855e1111 15198 }
1da177e4 15199
4153577a
JP		 15200 if ((tg3_asic_rev(tp) == ASIC_REV_5700 ||
15201 tg3_asic_rev(tp) == ASIC_REV_5701) &&
1da177e4
LT		 15202 tp->pdev->subsystem_vendor == PCI_VENDOR_ID_DELL)
15203 tp->led_ctrl = LED_CTRL_MODE_PHY_2;
15204
4153577a 15205 if (tg3_chip_rev(tp) == CHIPREV_5784_AX)
b2a5c19c 15206 tp->led_ctrl = LED_CTRL_MODE_PHY_1;
5f60891b 15207
9d26e213 15208 if (nic_cfg & NIC_SRAM_DATA_CFG_EEPROM_WP) {
63c3a66f 15209 tg3_flag_set(tp, EEPROM_WRITE_PROT);
9d26e213
MC		 15210 if ((tp->pdev->subsystem_vendor ==
15211 PCI_VENDOR_ID_ARIMA) &&
15212 (tp->pdev->subsystem_device == 0x205a ||
15213 tp->pdev->subsystem_device == 0x2063))
63c3a66f 15214 tg3_flag_clear(tp, EEPROM_WRITE_PROT);
9d26e213 15215 } else {
63c3a66f
JP		 15216 tg3_flag_clear(tp, EEPROM_WRITE_PROT);
15217 tg3_flag_set(tp, IS_NIC);
9d26e213 15218 }
1da177e4
LT		 15219
15220 if (nic_cfg & NIC_SRAM_DATA_CFG_ASF_ENABLE) {
63c3a66f
JP		 15221 tg3_flag_set(tp, ENABLE_ASF);
15222 if (tg3_flag(tp, 5750_PLUS))
15223 tg3_flag_set(tp, ASF_NEW_HANDSHAKE);
1da177e4 15224 }
b2b98d4a
MC		 15225
15226 if ((nic_cfg & NIC_SRAM_DATA_CFG_APE_ENABLE) &&
63c3a66f
JP		 15227 tg3_flag(tp, 5750_PLUS))
15228 tg3_flag_set(tp, ENABLE_APE);
b2b98d4a 15229
f07e9af3 15230 if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES &&
a85feb8c 15231 !(nic_cfg & NIC_SRAM_DATA_CFG_FIBER_WOL))
63c3a66f 15232 tg3_flag_clear(tp, WOL_CAP);
1da177e4 15233
63c3a66f 15234 if (tg3_flag(tp, WOL_CAP) &&
6fdbab9d 15235 (nic_cfg & NIC_SRAM_DATA_CFG_WOL_ENABLE)) {
63c3a66f 15236 tg3_flag_set(tp, WOL_ENABLE);
6fdbab9d
RW		 15237 device_set_wakeup_enable(&tp->pdev->dev, true);
15238 }
0527ba35 15239
1da177e4 15240 if (cfg2 & (1 << 17))
f07e9af3 15241 tp->phy_flags |= TG3_PHYFLG_CAPACITIVE_COUPLING;
1da177e4
LT		 15242
15243 /* serdes signal pre-emphasis in register 0x590 set by */
15244 /* bootcode if bit 18 is set */
15245 if (cfg2 & (1 << 18))
f07e9af3 15246 tp->phy_flags |= TG3_PHYFLG_SERDES_PREEMPHASIS;
8ed5d97e 15247
63c3a66f 15248 if ((tg3_flag(tp, 57765_PLUS) ||
4153577a
JP		 15249 (tg3_asic_rev(tp) == ASIC_REV_5784 &&
15250 tg3_chip_rev(tp) != CHIPREV_5784_AX)) &&
6833c043 15251 (cfg2 & NIC_SRAM_DATA_CFG_2_APD_EN))
f07e9af3 15252 tp->phy_flags |= TG3_PHYFLG_ENABLE_APD;
6833c043 15253
942d1af0 15254 if (tg3_flag(tp, PCI_EXPRESS)) {
8ed5d97e
MC		 15255 u32 cfg3;
15256
15257 tg3_read_mem(tp, NIC_SRAM_DATA_CFG_3, &cfg3);
942d1af0
NS		 15258 if (tg3_asic_rev(tp) != ASIC_REV_5785 &&
15259 !tg3_flag(tp, 57765_PLUS) &&
15260 (cfg3 & NIC_SRAM_ASPM_DEBOUNCE))
63c3a66f 15261 tg3_flag_set(tp, ASPM_WORKAROUND);
942d1af0
NS		 15262 if (cfg3 & NIC_SRAM_LNK_FLAP_AVOID)
15263 tp->phy_flags |= TG3_PHYFLG_KEEP_LINK_ON_PWRDN;
15264 if (cfg3 & NIC_SRAM_1G_ON_VAUX_OK)
15265 tp->phy_flags |= TG3_PHYFLG_1G_ON_VAUX_OK;
8ed5d97e 15266 }
a9daf367 15267
14417063 15268 if (cfg4 & NIC_SRAM_RGMII_INBAND_DISABLE)
63c3a66f 15269 tg3_flag_set(tp, RGMII_INBAND_DISABLE);
a9daf367 15270 if (cfg4 & NIC_SRAM_RGMII_EXT_IBND_RX_EN)
63c3a66f 15271 tg3_flag_set(tp, RGMII_EXT_IBND_RX_EN);
a9daf367 15272 if (cfg4 & NIC_SRAM_RGMII_EXT_IBND_TX_EN)
63c3a66f 15273 tg3_flag_set(tp, RGMII_EXT_IBND_TX_EN);
7c786065
NS		 15274
15275 if (cfg5 & NIC_SRAM_DISABLE_1G_HALF_ADV)
15276 tp->phy_flags |= TG3_PHYFLG_DISABLE_1G_HD_ADV;
1da177e4 15277 }
05ac4cb7 15278done:
63c3a66f 15279 if (tg3_flag(tp, WOL_CAP))
43067ed8 15280 device_set_wakeup_enable(&tp->pdev->dev,
63c3a66f 15281 tg3_flag(tp, WOL_ENABLE));
43067ed8
RW		 15282 else
15283 device_set_wakeup_capable(&tp->pdev->dev, false);
7d0c41ef
MC		 15284}
15285
c86a8560
MC		 15286static int tg3_ape_otp_read(struct tg3 *tp, u32 offset, u32 *val)
15287{
15288 int i, err;
15289 u32 val2, off = offset * 8;
15290
15291 err = tg3_nvram_lock(tp);
15292 if (err)
15293 return err;
15294
15295 tg3_ape_write32(tp, TG3_APE_OTP_ADDR, off | APE_OTP_ADDR_CPU_ENABLE);
15296 tg3_ape_write32(tp, TG3_APE_OTP_CTRL, APE_OTP_CTRL_PROG_EN |
15297 APE_OTP_CTRL_CMD_RD | APE_OTP_CTRL_START);
15298 tg3_ape_read32(tp, TG3_APE_OTP_CTRL);
15299 udelay(10);
15300
15301 for (i = 0; i < 100; i++) {
15302 val2 = tg3_ape_read32(tp, TG3_APE_OTP_STATUS);
15303 if (val2 & APE_OTP_STATUS_CMD_DONE) {
15304 *val = tg3_ape_read32(tp, TG3_APE_OTP_RD_DATA);
15305 break;
15306 }
15307 udelay(10);
15308 }
15309
15310 tg3_ape_write32(tp, TG3_APE_OTP_CTRL, 0);
15311
15312 tg3_nvram_unlock(tp);
15313 if (val2 & APE_OTP_STATUS_CMD_DONE)
15314 return 0;
15315
15316 return -EBUSY;
15317}
15318
229b1ad1 15319static int tg3_issue_otp_command(struct tg3 *tp, u32 cmd)
b2a5c19c
MC		 15320{
15321 int i;
15322 u32 val;
15323
15324 tw32(OTP_CTRL, cmd | OTP_CTRL_OTP_CMD_START);
15325 tw32(OTP_CTRL, cmd);
15326
15327 /* Wait for up to 1 ms for command to execute. */
15328 for (i = 0; i < 100; i++) {
15329 val = tr32(OTP_STATUS);
15330 if (val & OTP_STATUS_CMD_DONE)
15331 break;
15332 udelay(10);
15333 }
15334
15335 return (val & OTP_STATUS_CMD_DONE) ? 0 : -EBUSY;
15336}
15337
15338/* Read the gphy configuration from the OTP region of the chip. The gphy
15339 * configuration is a 32-bit value that straddles the alignment boundary.
15340 * We do two 32-bit reads and then shift and merge the results.
15341 */
229b1ad1 15342static u32 tg3_read_otp_phycfg(struct tg3 *tp)
b2a5c19c
MC		 15343{
15344 u32 bhalf_otp, thalf_otp;
15345
15346 tw32(OTP_MODE, OTP_MODE_OTP_THRU_GRC);
15347
15348 if (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_INIT))
15349 return 0;
15350
15351 tw32(OTP_ADDRESS, OTP_ADDRESS_MAGIC1);
15352
15353 if (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_READ))
15354 return 0;
15355
15356 thalf_otp = tr32(OTP_READ_DATA);
15357
15358 tw32(OTP_ADDRESS, OTP_ADDRESS_MAGIC2);
15359
15360 if (tg3_issue_otp_command(tp, OTP_CTRL_OTP_CMD_READ))
15361 return 0;
15362
15363 bhalf_otp = tr32(OTP_READ_DATA);
15364
15365 return ((thalf_otp & 0x0000ffff) << 16) | (bhalf_otp >> 16);
15366}
15367
229b1ad1 15368static void tg3_phy_init_link_config(struct tg3 *tp)
e256f8a3 15369{
202ff1c2 15370 u32 adv = ADVERTISED_Autoneg;
e256f8a3 15371
7c786065
NS		 15372 if (!(tp->phy_flags & TG3_PHYFLG_10_100_ONLY)) {
15373 if (!(tp->phy_flags & TG3_PHYFLG_DISABLE_1G_HD_ADV))
15374 adv |= ADVERTISED_1000baseT_Half;
15375 adv |= ADVERTISED_1000baseT_Full;
15376 }
e256f8a3
MC		 15377
15378 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES))
15379 adv |= ADVERTISED_100baseT_Half |
15380 ADVERTISED_100baseT_Full |
15381 ADVERTISED_10baseT_Half |
15382 ADVERTISED_10baseT_Full |
15383 ADVERTISED_TP;
15384 else
15385 adv |= ADVERTISED_FIBRE;
15386
15387 tp->link_config.advertising = adv;
e740522e
MC		 15388 tp->link_config.speed = SPEED_UNKNOWN;
15389 tp->link_config.duplex = DUPLEX_UNKNOWN;
e256f8a3 15390 tp->link_config.autoneg = AUTONEG_ENABLE;
e740522e
MC		 15391 tp->link_config.active_speed = SPEED_UNKNOWN;
15392 tp->link_config.active_duplex = DUPLEX_UNKNOWN;
34655ad6
MC		 15393
15394 tp->old_link = -1;
e256f8a3
MC		 15395}
15396
229b1ad1 15397static int tg3_phy_probe(struct tg3 *tp)
7d0c41ef
MC		 15398{
15399 u32 hw_phy_id_1, hw_phy_id_2;
15400 u32 hw_phy_id, hw_phy_id_masked;
15401 int err;
1da177e4 15402
e256f8a3 15403 /* flow control autonegotiation is default behavior */
63c3a66f 15404 tg3_flag_set(tp, PAUSE_AUTONEG);
e256f8a3
MC		 15405 tp->link_config.flowctrl = FLOW_CTRL_TX | FLOW_CTRL_RX;
15406
8151ad57
MC		 15407 if (tg3_flag(tp, ENABLE_APE)) {
15408 switch (tp->pci_fn) {
15409 case 0:
15410 tp->phy_ape_lock = TG3_APE_LOCK_PHY0;
15411 break;
15412 case 1:
15413 tp->phy_ape_lock = TG3_APE_LOCK_PHY1;
15414 break;
15415 case 2:
15416 tp->phy_ape_lock = TG3_APE_LOCK_PHY2;
15417 break;
15418 case 3:
15419 tp->phy_ape_lock = TG3_APE_LOCK_PHY3;
15420 break;
15421 }
15422 }
15423
942d1af0
NS		 15424 if (!tg3_flag(tp, ENABLE_ASF) &&
15425 !(tp->phy_flags & TG3_PHYFLG_ANY_SERDES) &&
15426 !(tp->phy_flags & TG3_PHYFLG_10_100_ONLY))
15427 tp->phy_flags &= ~(TG3_PHYFLG_1G_ON_VAUX_OK |
15428 TG3_PHYFLG_KEEP_LINK_ON_PWRDN);
15429
63c3a66f 15430 if (tg3_flag(tp, USE_PHYLIB))
b02fd9e3
MC		 15431 return tg3_phy_init(tp);
15432
1da177e4 15433 /* Reading the PHY ID register can conflict with ASF
877d0310 15434 * firmware access to the PHY hardware.
1da177e4
LT		 15435 */
15436 err = 0;
63c3a66f 15437 if (tg3_flag(tp, ENABLE_ASF) || tg3_flag(tp, ENABLE_APE)) {
79eb6904 15438 hw_phy_id = hw_phy_id_masked = TG3_PHY_ID_INVALID;
1da177e4
LT		 15439 } else {
15440 /* Now read the physical PHY_ID from the chip and verify
15441 * that it is sane. If it doesn't look good, we fall back
15442 * to either the hard-coded table based PHY_ID and failing
15443 * that the value found in the eeprom area.
15444 */
15445 err |= tg3_readphy(tp, MII_PHYSID1, &hw_phy_id_1);
15446 err |= tg3_readphy(tp, MII_PHYSID2, &hw_phy_id_2);
15447
15448 hw_phy_id = (hw_phy_id_1 & 0xffff) << 10;
15449 hw_phy_id |= (hw_phy_id_2 & 0xfc00) << 16;
15450 hw_phy_id |= (hw_phy_id_2 & 0x03ff) << 0;
15451
79eb6904 15452 hw_phy_id_masked = hw_phy_id & TG3_PHY_ID_MASK;
1da177e4
LT		 15453 }
15454
79eb6904 15455 if (!err && TG3_KNOWN_PHY_ID(hw_phy_id_masked)) {
1da177e4 15456 tp->phy_id = hw_phy_id;
79eb6904 15457 if (hw_phy_id_masked == TG3_PHY_ID_BCM8002)
f07e9af3 15458 tp->phy_flags |= TG3_PHYFLG_PHY_SERDES;
da6b2d01 15459 else
f07e9af3 15460 tp->phy_flags &= ~TG3_PHYFLG_PHY_SERDES;
1da177e4 15461 } else {
79eb6904 15462 if (tp->phy_id != TG3_PHY_ID_INVALID) {
7d0c41ef
MC		 15463 /* Do nothing, phy ID already set up in
15464 * tg3_get_eeprom_hw_cfg().
15465 */
1da177e4
LT		 15466 } else {
15467 struct subsys_tbl_ent *p;
15468
15469 /* No eeprom signature? Try the hardcoded
15470 * subsys device table.
15471 */
24daf2b0 15472 p = tg3_lookup_by_subsys(tp);
7e6c63f0
HM		 15473 if (p) {
15474 tp->phy_id = p->phy_id;
15475 } else if (!tg3_flag(tp, IS_SSB_CORE)) {
15476 /* For now we saw the IDs 0xbc050cd0,
15477 * 0xbc050f80 and 0xbc050c30 on devices
15478 * connected to an BCM4785 and there are
15479 * probably more. Just assume that the phy is
15480 * supported when it is connected to a SSB core
15481 * for now.
15482 */
1da177e4 15483 return -ENODEV;
7e6c63f0 15484 }
1da177e4 15485
1da177e4 15486 if (!tp->phy_id ||
79eb6904 15487 tp->phy_id == TG3_PHY_ID_BCM8002)
f07e9af3 15488 tp->phy_flags |= TG3_PHYFLG_PHY_SERDES;
1da177e4
LT		 15489 }
15490 }
15491
a6b68dab 15492 if (!(tp->phy_flags & TG3_PHYFLG_ANY_SERDES) &&
4153577a
JP		 15493 (tg3_asic_rev(tp) == ASIC_REV_5719 ||
15494 tg3_asic_rev(tp) == ASIC_REV_5720 ||
c4dab506 15495 tg3_asic_rev(tp) == ASIC_REV_57766 ||
4153577a
JP		 15496 tg3_asic_rev(tp) == ASIC_REV_5762 ||
15497 (tg3_asic_rev(tp) == ASIC_REV_5717 &&
15498 tg3_chip_rev_id(tp) != CHIPREV_ID_5717_A0) ||
15499 (tg3_asic_rev(tp) == ASIC_REV_57765 &&
9e2ecbeb 15500 tg3_chip_rev_id(tp) != CHIPREV_ID_57765_A0))) {
52b02d04
MC		 15501 tp->phy_flags |= TG3_PHYFLG_EEE_CAP;
15502
9e2ecbeb
NS		 15503 tp->eee.supported = SUPPORTED_100baseT_Full |
15504 SUPPORTED_1000baseT_Full;
15505 tp->eee.advertised = ADVERTISED_100baseT_Full |
15506 ADVERTISED_1000baseT_Full;
15507 tp->eee.eee_enabled = 1;
15508 tp->eee.tx_lpi_enabled = 1;
15509 tp->eee.tx_lpi_timer = TG3_CPMU_DBTMR1_LNKIDLE_2047US;
15510 }
15511
e256f8a3
MC		 15512 tg3_phy_init_link_config(tp);
15513
942d1af0
NS		 15514 if (!(tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN) &&
15515 !(tp->phy_flags & TG3_PHYFLG_ANY_SERDES) &&
63c3a66f
JP		 15516 !tg3_flag(tp, ENABLE_APE) &&
15517 !tg3_flag(tp, ENABLE_ASF)) {
e2bf73e7 15518 u32 bmsr, dummy;
1da177e4
LT		 15519
15520 tg3_readphy(tp, MII_BMSR, &bmsr);
15521 if (!tg3_readphy(tp, MII_BMSR, &bmsr) &&
15522 (bmsr & BMSR_LSTATUS))
15523 goto skip_phy_reset;
6aa20a22 15524
1da177e4
LT		 15525 err = tg3_phy_reset(tp);
15526 if (err)
15527 return err;
15528
42b64a45 15529 tg3_phy_set_wirespeed(tp);
1da177e4 15530
e2bf73e7 15531 if (!tg3_phy_copper_an_config_ok(tp, &dummy)) {
42b64a45
MC		 15532 tg3_phy_autoneg_cfg(tp, tp->link_config.advertising,
15533 tp->link_config.flowctrl);
1da177e4
LT		 15534
15535 tg3_writephy(tp, MII_BMCR,
15536 BMCR_ANENABLE | BMCR_ANRESTART);
15537 }
1da177e4
LT		 15538 }
15539
15540skip_phy_reset:
79eb6904 15541 if ((tp->phy_id & TG3_PHY_ID_MASK) == TG3_PHY_ID_BCM5401) {
1da177e4
LT		 15542 err = tg3_init_5401phy_dsp(tp);
15543 if (err)
15544 return err;
1da177e4 15545
1da177e4
LT		 15546 err = tg3_init_5401phy_dsp(tp);
15547 }
15548
1da177e4
LT		 15549 return err;
15550}
15551
229b1ad1 15552static void tg3_read_vpd(struct tg3 *tp)
1da177e4 15553{
a4a8bb15 15554 u8 *vpd_data;
4181b2c8 15555 unsigned int block_end, rosize, len;
535a490e 15556 u32 vpdlen;
184b8904 15557 int j, i = 0;
a4a8bb15 15558
535a490e 15559 vpd_data = (u8 *)tg3_vpd_readblock(tp, &vpdlen);
a4a8bb15
MC		 15560 if (!vpd_data)
15561 goto out_no_vpd;
1da177e4 15562
535a490e 15563 i = pci_vpd_find_tag(vpd_data, 0, vpdlen, PCI_VPD_LRDT_RO_DATA);
4181b2c8
MC		 15564 if (i < 0)
15565 goto out_not_found;
1da177e4 15566
4181b2c8
MC		 15567 rosize = pci_vpd_lrdt_size(&vpd_data[i]);
15568 block_end = i + PCI_VPD_LRDT_TAG_SIZE + rosize;
15569 i += PCI_VPD_LRDT_TAG_SIZE;
1da177e4 15570
535a490e 15571 if (block_end > vpdlen)
4181b2c8 15572 goto out_not_found;
af2c6a4a 15573
184b8904
MC		 15574 j = pci_vpd_find_info_keyword(vpd_data, i, rosize,
15575 PCI_VPD_RO_KEYWORD_MFR_ID);
15576 if (j > 0) {
15577 len = pci_vpd_info_field_size(&vpd_data[j]);
15578
15579 j += PCI_VPD_INFO_FLD_HDR_SIZE;
15580 if (j + len > block_end || len != 4 ||
15581 memcmp(&vpd_data[j], "1028", 4))
15582 goto partno;
15583
15584 j = pci_vpd_find_info_keyword(vpd_data, i, rosize,
15585 PCI_VPD_RO_KEYWORD_VENDOR0);
15586 if (j < 0)
15587 goto partno;
15588
15589 len = pci_vpd_info_field_size(&vpd_data[j]);
15590
15591 j += PCI_VPD_INFO_FLD_HDR_SIZE;
15592 if (j + len > block_end)
15593 goto partno;
15594
715230a4
KC		 15595 if (len >= sizeof(tp->fw_ver))
15596 len = sizeof(tp->fw_ver) - 1;
15597 memset(tp->fw_ver, 0, sizeof(tp->fw_ver));
15598 snprintf(tp->fw_ver, sizeof(tp->fw_ver), "%.*s bc ", len,
15599 &vpd_data[j]);
184b8904
MC		 15600 }
15601
15602partno:
4181b2c8
MC		 15603 i = pci_vpd_find_info_keyword(vpd_data, i, rosize,
15604 PCI_VPD_RO_KEYWORD_PARTNO);
15605 if (i < 0)
15606 goto out_not_found;
af2c6a4a 15607
4181b2c8 15608 len = pci_vpd_info_field_size(&vpd_data[i]);
1da177e4 15609
4181b2c8
MC		 15610 i += PCI_VPD_INFO_FLD_HDR_SIZE;
15611 if (len > TG3_BPN_SIZE ||
535a490e 15612 (len + i) > vpdlen)
4181b2c8 15613 goto out_not_found;
1da177e4 15614
4181b2c8 15615 memcpy(tp->board_part_number, &vpd_data[i], len);
1da177e4 15616
1da177e4 15617out_not_found:
a4a8bb15 15618 kfree(vpd_data);
37a949c5 15619 if (tp->board_part_number[0])
a4a8bb15
MC		 15620 return;
15621
15622out_no_vpd:
4153577a 15623 if (tg3_asic_rev(tp) == ASIC_REV_5717) {
79d49695
MC		 15624 if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717 ||
15625 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717_C)
37a949c5
MC		 15626 strcpy(tp->board_part_number, "BCM5717");
15627 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_5718)
15628 strcpy(tp->board_part_number, "BCM5718");
15629 else
15630 goto nomatch;
4153577a 15631 } else if (tg3_asic_rev(tp) == ASIC_REV_57780) {
37a949c5
MC		 15632 if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57780)
15633 strcpy(tp->board_part_number, "BCM57780");
15634 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57760)
15635 strcpy(tp->board_part_number, "BCM57760");
15636 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57790)
15637 strcpy(tp->board_part_number, "BCM57790");
15638 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57788)
15639 strcpy(tp->board_part_number, "BCM57788");
15640 else
15641 goto nomatch;
4153577a 15642 } else if (tg3_asic_rev(tp) == ASIC_REV_57765) {
37a949c5
MC		 15643 if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57761)
15644 strcpy(tp->board_part_number, "BCM57761");
15645 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57765)
15646 strcpy(tp->board_part_number, "BCM57765");
15647 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57781)
15648 strcpy(tp->board_part_number, "BCM57781");
15649 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57785)
15650 strcpy(tp->board_part_number, "BCM57785");
15651 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57791)
15652 strcpy(tp->board_part_number, "BCM57791");
15653 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57795)
15654 strcpy(tp->board_part_number, "BCM57795");
15655 else
15656 goto nomatch;
4153577a 15657 } else if (tg3_asic_rev(tp) == ASIC_REV_57766) {
55086ad9
MC		 15658 if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57762)
15659 strcpy(tp->board_part_number, "BCM57762");
15660 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57766)
15661 strcpy(tp->board_part_number, "BCM57766");
15662 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57782)
15663 strcpy(tp->board_part_number, "BCM57782");
15664 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57786)
15665 strcpy(tp->board_part_number, "BCM57786");
15666 else
15667 goto nomatch;
4153577a 15668 } else if (tg3_asic_rev(tp) == ASIC_REV_5906) {
b5d3772c 15669 strcpy(tp->board_part_number, "BCM95906");
37a949c5
MC		 15670 } else {
15671nomatch:
b5d3772c 15672 strcpy(tp->board_part_number, "none");
37a949c5 15673 }
1da177e4
LT		 15674}
15675
229b1ad1 15676static int tg3_fw_img_is_valid(struct tg3 *tp, u32 offset)
9c8a620e
MC		 15677{
15678 u32 val;
15679
e4f34110 15680 if (tg3_nvram_read(tp, offset, &val) ||
9c8a620e 15681 (val & 0xfc000000) != 0x0c000000 ||
e4f34110 15682 tg3_nvram_read(tp, offset + 4, &val) ||
9c8a620e
MC		 15683 val != 0)
15684 return 0;
15685
15686 return 1;
15687}
15688
229b1ad1 15689static void tg3_read_bc_ver(struct tg3 *tp)
acd9c119 15690{
ff3a7cb2 15691 u32 val, offset, start, ver_offset;
75f9936e 15692 int i, dst_off;
ff3a7cb2 15693 bool newver = false;
acd9c119
MC		 15694
15695 if (tg3_nvram_read(tp, 0xc, &offset) ||
15696 tg3_nvram_read(tp, 0x4, &start))
15697 return;
15698
15699 offset = tg3_nvram_logical_addr(tp, offset);
15700
ff3a7cb2 15701 if (tg3_nvram_read(tp, offset, &val))
acd9c119
MC		 15702 return;
15703
ff3a7cb2
MC		 15704 if ((val & 0xfc000000) == 0x0c000000) {
15705 if (tg3_nvram_read(tp, offset + 4, &val))
acd9c119
MC		 15706 return;
15707
ff3a7cb2
MC		 15708 if (val == 0)
15709 newver = true;
15710 }
15711
75f9936e
MC		 15712 dst_off = strlen(tp->fw_ver);
15713
ff3a7cb2 15714 if (newver) {
75f9936e
MC		 15715 if (TG3_VER_SIZE - dst_off < 16 ||
15716 tg3_nvram_read(tp, offset + 8, &ver_offset))
ff3a7cb2
MC		 15717 return;
15718
15719 offset = offset + ver_offset - start;
15720 for (i = 0; i < 16; i += 4) {
15721 __be32 v;
15722 if (tg3_nvram_read_be32(tp, offset + i, &v))
15723 return;
15724
75f9936e 15725 memcpy(tp->fw_ver + dst_off + i, &v, sizeof(v));
ff3a7cb2
MC		 15726 }
15727 } else {
15728 u32 major, minor;
15729
15730 if (tg3_nvram_read(tp, TG3_NVM_PTREV_BCVER, &ver_offset))
15731 return;
15732
15733 major = (ver_offset & TG3_NVM_BCVER_MAJMSK) >>
15734 TG3_NVM_BCVER_MAJSFT;
15735 minor = ver_offset & TG3_NVM_BCVER_MINMSK;
75f9936e
MC		 15736 snprintf(&tp->fw_ver[dst_off], TG3_VER_SIZE - dst_off,
15737 "v%d.%02d", major, minor);
acd9c119
MC		 15738 }
15739}
15740
229b1ad1 15741static void tg3_read_hwsb_ver(struct tg3 *tp)
a6f6cb1c
MC		 15742{
15743 u32 val, major, minor;
15744
15745 /* Use native endian representation */
15746 if (tg3_nvram_read(tp, TG3_NVM_HWSB_CFG1, &val))
15747 return;
15748
15749 major = (val & TG3_NVM_HWSB_CFG1_MAJMSK) >>
15750 TG3_NVM_HWSB_CFG1_MAJSFT;
15751 minor = (val & TG3_NVM_HWSB_CFG1_MINMSK) >>
15752 TG3_NVM_HWSB_CFG1_MINSFT;
15753
15754 snprintf(&tp->fw_ver[0], 32, "sb v%d.%02d", major, minor);
15755}
15756
229b1ad1 15757static void tg3_read_sb_ver(struct tg3 *tp, u32 val)
dfe00d7d
MC		 15758{
15759 u32 offset, major, minor, build;
15760
75f9936e 15761 strncat(tp->fw_ver, "sb", TG3_VER_SIZE - strlen(tp->fw_ver) - 1);
dfe00d7d
MC		 15762
15763 if ((val & TG3_EEPROM_SB_FORMAT_MASK) != TG3_EEPROM_SB_FORMAT_1)
15764 return;
15765
15766 switch (val & TG3_EEPROM_SB_REVISION_MASK) {
15767 case TG3_EEPROM_SB_REVISION_0:
15768 offset = TG3_EEPROM_SB_F1R0_EDH_OFF;
15769 break;
15770 case TG3_EEPROM_SB_REVISION_2:
15771 offset = TG3_EEPROM_SB_F1R2_EDH_OFF;
15772 break;
15773 case TG3_EEPROM_SB_REVISION_3:
15774 offset = TG3_EEPROM_SB_F1R3_EDH_OFF;
15775 break;
a4153d40
MC		 15776 case TG3_EEPROM_SB_REVISION_4:
15777 offset = TG3_EEPROM_SB_F1R4_EDH_OFF;
15778 break;
15779 case TG3_EEPROM_SB_REVISION_5:
15780 offset = TG3_EEPROM_SB_F1R5_EDH_OFF;
15781 break;
bba226ac
MC		 15782 case TG3_EEPROM_SB_REVISION_6:
15783 offset = TG3_EEPROM_SB_F1R6_EDH_OFF;
15784 break;
dfe00d7d
MC		 15785 default:
15786 return;
15787 }
15788
e4f34110 15789 if (tg3_nvram_read(tp, offset, &val))
dfe00d7d
MC		 15790 return;
15791
15792 build = (val & TG3_EEPROM_SB_EDH_BLD_MASK) >>
15793 TG3_EEPROM_SB_EDH_BLD_SHFT;
15794 major = (val & TG3_EEPROM_SB_EDH_MAJ_MASK) >>
15795 TG3_EEPROM_SB_EDH_MAJ_SHFT;
15796 minor = val & TG3_EEPROM_SB_EDH_MIN_MASK;
15797
15798 if (minor > 99 || build > 26)
15799 return;
15800
75f9936e
MC		 15801 offset = strlen(tp->fw_ver);
15802 snprintf(&tp->fw_ver[offset], TG3_VER_SIZE - offset,
15803 " v%d.%02d", major, minor);
dfe00d7d
MC		 15804
15805 if (build > 0) {
75f9936e
MC		 15806 offset = strlen(tp->fw_ver);
15807 if (offset < TG3_VER_SIZE - 1)
15808 tp->fw_ver[offset] = 'a' + build - 1;
dfe00d7d
MC		 15809 }
15810}
15811
229b1ad1 15812static void tg3_read_mgmtfw_ver(struct tg3 *tp)
c4e6575c
MC		 15813{
15814 u32 val, offset, start;
acd9c119 15815 int i, vlen;
9c8a620e
MC		 15816
15817 for (offset = TG3_NVM_DIR_START;
15818 offset < TG3_NVM_DIR_END;
15819 offset += TG3_NVM_DIRENT_SIZE) {
e4f34110 15820 if (tg3_nvram_read(tp, offset, &val))
c4e6575c
MC		 15821 return;
15822
9c8a620e
MC		 15823 if ((val >> TG3_NVM_DIRTYPE_SHIFT) == TG3_NVM_DIRTYPE_ASFINI)
15824 break;
15825 }
15826
15827 if (offset == TG3_NVM_DIR_END)
15828 return;
15829
63c3a66f 15830 if (!tg3_flag(tp, 5705_PLUS))
9c8a620e 15831 start = 0x08000000;
e4f34110 15832 else if (tg3_nvram_read(tp, offset - 4, &start))
9c8a620e
MC		 15833 return;
15834
e4f34110 15835 if (tg3_nvram_read(tp, offset + 4, &offset) ||
9c8a620e 15836 !tg3_fw_img_is_valid(tp, offset) ||
e4f34110 15837 tg3_nvram_read(tp, offset + 8, &val))
9c8a620e
MC		 15838 return;
15839
15840 offset += val - start;
15841
acd9c119 15842 vlen = strlen(tp->fw_ver);
9c8a620e 15843
acd9c119
MC		 15844 tp->fw_ver[vlen++] = ',';
15845 tp->fw_ver[vlen++] = ' ';
9c8a620e
MC		 15846
15847 for (i = 0; i < 4; i++) {
a9dc529d
MC		 15848 __be32 v;
15849 if (tg3_nvram_read_be32(tp, offset, &v))
c4e6575c
MC		 15850 return;
15851
b9fc7dc5 15852 offset += sizeof(v);
c4e6575c 15853
acd9c119
MC		 15854 if (vlen > TG3_VER_SIZE - sizeof(v)) {
15855 memcpy(&tp->fw_ver[vlen], &v, TG3_VER_SIZE - vlen);
9c8a620e 15856 break;
c4e6575c 15857 }
9c8a620e 15858
acd9c119
MC		 15859 memcpy(&tp->fw_ver[vlen], &v, sizeof(v));
15860 vlen += sizeof(v);
c4e6575c 15861 }
acd9c119
MC		 15862}
15863
229b1ad1 15864static void tg3_probe_ncsi(struct tg3 *tp)
7fd76445 15865{
7fd76445 15866 u32 apedata;
7fd76445
MC		 15867
15868 apedata = tg3_ape_read32(tp, TG3_APE_SEG_SIG);
15869 if (apedata != APE_SEG_SIG_MAGIC)
15870 return;
15871
15872 apedata = tg3_ape_read32(tp, TG3_APE_FW_STATUS);
15873 if (!(apedata & APE_FW_STATUS_READY))
15874 return;
15875
165f4d1c
MC		 15876 if (tg3_ape_read32(tp, TG3_APE_FW_FEATURES) & TG3_APE_FW_FEATURE_NCSI)
15877 tg3_flag_set(tp, APE_HAS_NCSI);
15878}
15879
229b1ad1 15880static void tg3_read_dash_ver(struct tg3 *tp)
165f4d1c
MC		 15881{
15882 int vlen;
15883 u32 apedata;
15884 char *fwtype;
15885
7fd76445
MC		 15886 apedata = tg3_ape_read32(tp, TG3_APE_FW_VERSION);
15887
165f4d1c 15888 if (tg3_flag(tp, APE_HAS_NCSI))
ecc79648 15889 fwtype = "NCSI";
c86a8560
MC		 15890 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_5725)
15891 fwtype = "SMASH";
165f4d1c 15892 else
ecc79648
MC		 15893 fwtype = "DASH";
15894
7fd76445
MC		 15895 vlen = strlen(tp->fw_ver);
15896
ecc79648
MC		 15897 snprintf(&tp->fw_ver[vlen], TG3_VER_SIZE - vlen, " %s v%d.%d.%d.%d",
15898 fwtype,
7fd76445
MC		 15899 (apedata & APE_FW_VERSION_MAJMSK) >> APE_FW_VERSION_MAJSFT,
15900 (apedata & APE_FW_VERSION_MINMSK) >> APE_FW_VERSION_MINSFT,
15901 (apedata & APE_FW_VERSION_REVMSK) >> APE_FW_VERSION_REVSFT,
15902 (apedata & APE_FW_VERSION_BLDMSK));
15903}
15904
c86a8560
MC		 15905static void tg3_read_otp_ver(struct tg3 *tp)
15906{
15907 u32 val, val2;
15908
4153577a 15909 if (tg3_asic_rev(tp) != ASIC_REV_5762)
c86a8560
MC		 15910 return;
15911
15912 if (!tg3_ape_otp_read(tp, OTP_ADDRESS_MAGIC0, &val) &&
15913 !tg3_ape_otp_read(tp, OTP_ADDRESS_MAGIC0 + 4, &val2) &&
15914 TG3_OTP_MAGIC0_VALID(val)) {
15915 u64 val64 = (u64) val << 32 | val2;
15916 u32 ver = 0;
15917 int i, vlen;
15918
15919 for (i = 0; i < 7; i++) {
15920 if ((val64 & 0xff) == 0)
15921 break;
15922 ver = val64 & 0xff;
15923 val64 >>= 8;
15924 }
15925 vlen = strlen(tp->fw_ver);
15926 snprintf(&tp->fw_ver[vlen], TG3_VER_SIZE - vlen, " .%02d", ver);
15927 }
15928}
15929
229b1ad1 15930static void tg3_read_fw_ver(struct tg3 *tp)
acd9c119
MC		 15931{
15932 u32 val;
75f9936e 15933 bool vpd_vers = false;
acd9c119 15934
75f9936e
MC		 15935 if (tp->fw_ver[0] != 0)
15936 vpd_vers = true;
df259d8c 15937
63c3a66f 15938 if (tg3_flag(tp, NO_NVRAM)) {
75f9936e 15939 strcat(tp->fw_ver, "sb");
c86a8560 15940 tg3_read_otp_ver(tp);
df259d8c
MC		 15941 return;
15942 }
15943
acd9c119
MC		 15944 if (tg3_nvram_read(tp, 0, &val))
15945 return;
15946
15947 if (val == TG3_EEPROM_MAGIC)
15948 tg3_read_bc_ver(tp);
15949 else if ((val & TG3_EEPROM_MAGIC_FW_MSK) == TG3_EEPROM_MAGIC_FW)
15950 tg3_read_sb_ver(tp, val);
a6f6cb1c
MC		 15951 else if ((val & TG3_EEPROM_MAGIC_HW_MSK) == TG3_EEPROM_MAGIC_HW)
15952 tg3_read_hwsb_ver(tp);
acd9c119 15953
165f4d1c
MC		 15954 if (tg3_flag(tp, ENABLE_ASF)) {
15955 if (tg3_flag(tp, ENABLE_APE)) {
15956 tg3_probe_ncsi(tp);
15957 if (!vpd_vers)
15958 tg3_read_dash_ver(tp);
15959 } else if (!vpd_vers) {
15960 tg3_read_mgmtfw_ver(tp);
15961 }
c9cab24e 15962 }
9c8a620e
MC		 15963
15964 tp->fw_ver[TG3_VER_SIZE - 1] = 0;
c4e6575c
MC		 15965}
15966
7cb32cf2
MC		 15967static inline u32 tg3_rx_ret_ring_size(struct tg3 *tp)
15968{
63c3a66f 15969 if (tg3_flag(tp, LRG_PROD_RING_CAP))
de9f5230 15970 return TG3_RX_RET_MAX_SIZE_5717;
63c3a66f 15971 else if (tg3_flag(tp, JUMBO_CAPABLE) && !tg3_flag(tp, 5780_CLASS))
de9f5230 15972 return TG3_RX_RET_MAX_SIZE_5700;
7cb32cf2 15973 else
de9f5230 15974 return TG3_RX_RET_MAX_SIZE_5705;
7cb32cf2
MC		 15975}
15976
9baa3c34 15977static const struct pci_device_id tg3_write_reorder_chipsets[] = {
895950c2
JP		 15978 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_FE_GATE_700C) },
15979 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_8131_BRIDGE) },
15980 { PCI_DEVICE(PCI_VENDOR_ID_VIA, PCI_DEVICE_ID_VIA_8385_0) },
15981 { },
15982};
15983
229b1ad1 15984static struct pci_dev *tg3_find_peer(struct tg3 *tp)
16c7fa7d
MC		 15985{
15986 struct pci_dev *peer;
15987 unsigned int func, devnr = tp->pdev->devfn & ~7;
15988
15989 for (func = 0; func < 8; func++) {
15990 peer = pci_get_slot(tp->pdev->bus, devnr | func);
15991 if (peer && peer != tp->pdev)
15992 break;
15993 pci_dev_put(peer);
15994 }
15995 /* 5704 can be configured in single-port mode, set peer to
15996 * tp->pdev in that case.
15997 */
15998 if (!peer) {
15999 peer = tp->pdev;
16000 return peer;
16001 }
16002
16003 /*
16004 * We don't need to keep the refcount elevated; there's no way
16005 * to remove one half of this device without removing the other
16006 */
16007 pci_dev_put(peer);
16008
16009 return peer;
16010}
16011
229b1ad1 16012static void tg3_detect_asic_rev(struct tg3 *tp, u32 misc_ctrl_reg)
42b123b1
MC		 16013{
16014 tp->pci_chip_rev_id = misc_ctrl_reg >> MISC_HOST_CTRL_CHIPREV_SHIFT;
4153577a 16015 if (tg3_asic_rev(tp) == ASIC_REV_USE_PROD_ID_REG) {
42b123b1
MC		 16016 u32 reg;
16017
16018 /* All devices that use the alternate
16019 * ASIC REV location have a CPMU.
16020 */
16021 tg3_flag_set(tp, CPMU_PRESENT);
16022
16023 if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717 ||
79d49695 16024 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717_C ||
42b123b1
MC		 16025 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5718 ||
16026 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5719 ||
c65a17f4 16027 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5720 ||
68273712
NS		 16028 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57767 ||
16029 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57764 ||
c65a17f4
MC		 16030 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5762 ||
16031 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5725 ||
68273712
NS		 16032 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5727 ||
16033 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57787)
42b123b1
MC		 16034 reg = TG3PCI_GEN2_PRODID_ASICREV;
16035 else if (tp->pdev->device == TG3PCI_DEVICE_TIGON3_57781 ||
16036 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57785 ||
16037 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57761 ||
16038 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57765 ||
16039 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57791 ||
16040 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57795 ||
16041 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57762 ||
16042 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57766 ||
16043 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57782 ||
16044 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57786)
16045 reg = TG3PCI_GEN15_PRODID_ASICREV;
16046 else
16047 reg = TG3PCI_PRODID_ASICREV;
16048
16049 pci_read_config_dword(tp->pdev, reg, &tp->pci_chip_rev_id);
16050 }
16051
16052 /* Wrong chip ID in 5752 A0. This code can be removed later
16053 * as A0 is not in production.
16054 */
4153577a 16055 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5752_A0_HW)
42b123b1
MC		 16056 tp->pci_chip_rev_id = CHIPREV_ID_5752_A0;
16057
4153577a 16058 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5717_C0)
79d49695
MC		 16059 tp->pci_chip_rev_id = CHIPREV_ID_5720_A0;
16060
4153577a
JP		 16061 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
16062 tg3_asic_rev(tp) == ASIC_REV_5719 ||
16063 tg3_asic_rev(tp) == ASIC_REV_5720)
42b123b1
MC		 16064 tg3_flag_set(tp, 5717_PLUS);
16065
4153577a
JP		 16066 if (tg3_asic_rev(tp) == ASIC_REV_57765 ||
16067 tg3_asic_rev(tp) == ASIC_REV_57766)
42b123b1
MC		 16068 tg3_flag_set(tp, 57765_CLASS);
16069
c65a17f4 16070 if (tg3_flag(tp, 57765_CLASS) || tg3_flag(tp, 5717_PLUS) ||
4153577a 16071 tg3_asic_rev(tp) == ASIC_REV_5762)
42b123b1
MC		 16072 tg3_flag_set(tp, 57765_PLUS);
16073
16074 /* Intentionally exclude ASIC_REV_5906 */
4153577a
JP		 16075 if (tg3_asic_rev(tp) == ASIC_REV_5755 ||
16076 tg3_asic_rev(tp) == ASIC_REV_5787 ||
16077 tg3_asic_rev(tp) == ASIC_REV_5784 ||
16078 tg3_asic_rev(tp) == ASIC_REV_5761 ||
16079 tg3_asic_rev(tp) == ASIC_REV_5785 ||
16080 tg3_asic_rev(tp) == ASIC_REV_57780 ||
42b123b1
MC		 16081 tg3_flag(tp, 57765_PLUS))
16082 tg3_flag_set(tp, 5755_PLUS);
16083
4153577a
JP		 16084 if (tg3_asic_rev(tp) == ASIC_REV_5780 ||
16085 tg3_asic_rev(tp) == ASIC_REV_5714)
42b123b1
MC		 16086 tg3_flag_set(tp, 5780_CLASS);
16087
4153577a
JP		 16088 if (tg3_asic_rev(tp) == ASIC_REV_5750 ||
16089 tg3_asic_rev(tp) == ASIC_REV_5752 ||
16090 tg3_asic_rev(tp) == ASIC_REV_5906 ||
42b123b1
MC		 16091 tg3_flag(tp, 5755_PLUS) ||
16092 tg3_flag(tp, 5780_CLASS))
16093 tg3_flag_set(tp, 5750_PLUS);
16094
4153577a 16095 if (tg3_asic_rev(tp) == ASIC_REV_5705 ||
42b123b1
MC		 16096 tg3_flag(tp, 5750_PLUS))
16097 tg3_flag_set(tp, 5705_PLUS);
16098}
16099
3d567e0e
NNS		 16100static bool tg3_10_100_only_device(struct tg3 *tp,
16101 const struct pci_device_id *ent)
16102{
16103 u32 grc_misc_cfg = tr32(GRC_MISC_CFG) & GRC_MISC_CFG_BOARD_ID_MASK;
16104
4153577a
JP		 16105 if ((tg3_asic_rev(tp) == ASIC_REV_5703 &&
16106 (grc_misc_cfg == 0x8000 || grc_misc_cfg == 0x4000)) ||
3d567e0e
NNS		 16107 (tp->phy_flags & TG3_PHYFLG_IS_FET))
16108 return true;
16109
16110 if (ent->driver_data & TG3_DRV_DATA_FLAG_10_100_ONLY) {
4153577a 16111 if (tg3_asic_rev(tp) == ASIC_REV_5705) {
3d567e0e
NNS		 16112 if (ent->driver_data & TG3_DRV_DATA_FLAG_5705_10_100)
16113 return true;
16114 } else {
16115 return true;
16116 }
16117 }
16118
16119 return false;
16120}
16121
1dd06ae8 16122static int tg3_get_invariants(struct tg3 *tp, const struct pci_device_id *ent)
1da177e4 16123{
1da177e4 16124 u32 misc_ctrl_reg;
1da177e4
LT		 16125 u32 pci_state_reg, grc_misc_cfg;
16126 u32 val;
16127 u16 pci_cmd;
5e7dfd0f 16128 int err;
1da177e4 16129
1da177e4
LT		 16130 /* Force memory write invalidate off. If we leave it on,
16131 * then on 5700_BX chips we have to enable a workaround.
16132 * The workaround is to set the TG3PCI_DMA_RW_CTRL boundary
16133 * to match the cacheline size. The Broadcom driver have this
16134 * workaround but turns MWI off all the times so never uses
16135 * it. This seems to suggest that the workaround is insufficient.
16136 */
16137 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
16138 pci_cmd &= ~PCI_COMMAND_INVALIDATE;
16139 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
16140
16821285
MC		 16141 /* Important! -- Make sure register accesses are byteswapped
16142 * correctly. Also, for those chips that require it, make
16143 * sure that indirect register accesses are enabled before
16144 * the first operation.
1da177e4
LT		 16145 */
16146 pci_read_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
16147 &misc_ctrl_reg);
16821285
MC		 16148 tp->misc_host_ctrl |= (misc_ctrl_reg &
16149 MISC_HOST_CTRL_CHIPREV);
16150 pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
16151 tp->misc_host_ctrl);
1da177e4 16152
42b123b1 16153 tg3_detect_asic_rev(tp, misc_ctrl_reg);
ff645bec 16154
6892914f
MC		 16155 /* If we have 5702/03 A1 or A2 on certain ICH chipsets,
16156 * we need to disable memory and use config. cycles
16157 * only to access all registers. The 5702/03 chips
16158 * can mistakenly decode the special cycles from the
16159 * ICH chipsets as memory write cycles, causing corruption
16160 * of register and memory space. Only certain ICH bridges
16161 * will drive special cycles with non-zero data during the
16162 * address phase which can fall within the 5703's address
16163 * range. This is not an ICH bug as the PCI spec allows
16164 * non-zero address during special cycles. However, only
16165 * these ICH bridges are known to drive non-zero addresses
16166 * during special cycles.
16167 *
16168 * Since special cycles do not cross PCI bridges, we only
16169 * enable this workaround if the 5703 is on the secondary
16170 * bus of these ICH bridges.
16171 */
4153577a
JP		 16172 if ((tg3_chip_rev_id(tp) == CHIPREV_ID_5703_A1) ||
16173 (tg3_chip_rev_id(tp) == CHIPREV_ID_5703_A2)) {
6892914f
MC		 16174 static struct tg3_dev_id {
16175 u32 vendor;
16176 u32 device;
16177 u32 rev;
16178 } ich_chipsets[] = {
16179 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AA_8,
16180 PCI_ANY_ID },
16181 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801AB_8,
16182 PCI_ANY_ID },
16183 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_11,
16184 0xa },
16185 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82801BA_6,
16186 PCI_ANY_ID },
16187 { },
16188 };
16189 struct tg3_dev_id *pci_id = &ich_chipsets[0];
16190 struct pci_dev *bridge = NULL;
16191
16192 while (pci_id->vendor != 0) {
16193 bridge = pci_get_device(pci_id->vendor, pci_id->device,
16194 bridge);
16195 if (!bridge) {
16196 pci_id++;
16197 continue;
16198 }
16199 if (pci_id->rev != PCI_ANY_ID) {
44c10138 16200 if (bridge->revision > pci_id->rev)
6892914f
MC		 16201 continue;
16202 }
16203 if (bridge->subordinate &&
16204 (bridge->subordinate->number ==
16205 tp->pdev->bus->number)) {
63c3a66f 16206 tg3_flag_set(tp, ICH_WORKAROUND);
6892914f
MC		 16207 pci_dev_put(bridge);
16208 break;
16209 }
16210 }
16211 }
16212
4153577a 16213 if (tg3_asic_rev(tp) == ASIC_REV_5701) {
41588ba1
MC		 16214 static struct tg3_dev_id {
16215 u32 vendor;
16216 u32 device;
16217 } bridge_chipsets[] = {
16218 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXH_0 },
16219 { PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PXH_1 },
16220 { },
16221 };
16222 struct tg3_dev_id *pci_id = &bridge_chipsets[0];
16223 struct pci_dev *bridge = NULL;
16224
16225 while (pci_id->vendor != 0) {
16226 bridge = pci_get_device(pci_id->vendor,
16227 pci_id->device,
16228 bridge);
16229 if (!bridge) {
16230 pci_id++;
16231 continue;
16232 }
16233 if (bridge->subordinate &&
16234 (bridge->subordinate->number <=
16235 tp->pdev->bus->number) &&
b918c62e 16236 (bridge->subordinate->busn_res.end >=
41588ba1 16237 tp->pdev->bus->number)) {
63c3a66f 16238 tg3_flag_set(tp, 5701_DMA_BUG);
41588ba1
MC		 16239 pci_dev_put(bridge);
16240 break;
16241 }
16242 }
16243 }
16244
4a29cc2e
MC		 16245 /* The EPB bridge inside 5714, 5715, and 5780 cannot support
16246 * DMA addresses > 40-bit. This bridge may have other additional
16247 * 57xx devices behind it in some 4-port NIC designs for example.
16248 * Any tg3 device found behind the bridge will also need the 40-bit
16249 * DMA workaround.
16250 */
42b123b1 16251 if (tg3_flag(tp, 5780_CLASS)) {
63c3a66f 16252 tg3_flag_set(tp, 40BIT_DMA_BUG);
0f847584 16253 tp->msi_cap = tp->pdev->msi_cap;
859a5887 16254 } else {
4a29cc2e
MC		 16255 struct pci_dev *bridge = NULL;
16256
16257 do {
16258 bridge = pci_get_device(PCI_VENDOR_ID_SERVERWORKS,
16259 PCI_DEVICE_ID_SERVERWORKS_EPB,
16260 bridge);
16261 if (bridge && bridge->subordinate &&
16262 (bridge->subordinate->number <=
16263 tp->pdev->bus->number) &&
b918c62e 16264 (bridge->subordinate->busn_res.end >=
4a29cc2e 16265 tp->pdev->bus->number)) {
63c3a66f 16266 tg3_flag_set(tp, 40BIT_DMA_BUG);
4a29cc2e
MC		 16267 pci_dev_put(bridge);
16268 break;
16269 }
16270 } while (bridge);
16271 }
4cf78e4f 16272
4153577a
JP		 16273 if (tg3_asic_rev(tp) == ASIC_REV_5704 ||
16274 tg3_asic_rev(tp) == ASIC_REV_5714)
7544b097
MC		 16275 tp->pdev_peer = tg3_find_peer(tp);
16276
507399f1 16277 /* Determine TSO capabilities */
4153577a 16278 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5719_A0)
4d163b75 16279 ; /* Do nothing. HW bug. */
63c3a66f
JP		 16280 else if (tg3_flag(tp, 57765_PLUS))
16281 tg3_flag_set(tp, HW_TSO_3);
16282 else if (tg3_flag(tp, 5755_PLUS) ||
4153577a 16283 tg3_asic_rev(tp) == ASIC_REV_5906)
63c3a66f
JP		 16284 tg3_flag_set(tp, HW_TSO_2);
16285 else if (tg3_flag(tp, 5750_PLUS)) {
16286 tg3_flag_set(tp, HW_TSO_1);
16287 tg3_flag_set(tp, TSO_BUG);
4153577a
JP		 16288 if (tg3_asic_rev(tp) == ASIC_REV_5750 &&
16289 tg3_chip_rev_id(tp) >= CHIPREV_ID_5750_C2)
63c3a66f 16290 tg3_flag_clear(tp, TSO_BUG);
4153577a
JP		 16291 } else if (tg3_asic_rev(tp) != ASIC_REV_5700 &&
16292 tg3_asic_rev(tp) != ASIC_REV_5701 &&
16293 tg3_chip_rev_id(tp) != CHIPREV_ID_5705_A0) {
1caf13eb
MC		 16294 tg3_flag_set(tp, FW_TSO);
16295 tg3_flag_set(tp, TSO_BUG);
4153577a 16296 if (tg3_asic_rev(tp) == ASIC_REV_5705)
507399f1
MC		 16297 tp->fw_needed = FIRMWARE_TG3TSO5;
16298 else
16299 tp->fw_needed = FIRMWARE_TG3TSO;
16300 }
16301
dabc5c67 16302 /* Selectively allow TSO based on operating conditions */
6ff6f81d
MC		 16303 if (tg3_flag(tp, HW_TSO_1) ||
16304 tg3_flag(tp, HW_TSO_2) ||
16305 tg3_flag(tp, HW_TSO_3) ||
1caf13eb 16306 tg3_flag(tp, FW_TSO)) {
cf9ecf4b
MC		 16307 /* For firmware TSO, assume ASF is disabled.
16308 * We'll disable TSO later if we discover ASF
16309 * is enabled in tg3_get_eeprom_hw_cfg().
16310 */
dabc5c67 16311 tg3_flag_set(tp, TSO_CAPABLE);
cf9ecf4b 16312 } else {
dabc5c67
MC		 16313 tg3_flag_clear(tp, TSO_CAPABLE);
16314 tg3_flag_clear(tp, TSO_BUG);
16315 tp->fw_needed = NULL;
16316 }
16317
4153577a 16318 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0)
dabc5c67
MC		 16319 tp->fw_needed = FIRMWARE_TG3;
16320
c4dab506
NS		 16321 if (tg3_asic_rev(tp) == ASIC_REV_57766)
16322 tp->fw_needed = FIRMWARE_TG357766;
16323
507399f1
MC		 16324 tp->irq_max = 1;
16325
63c3a66f
JP		 16326 if (tg3_flag(tp, 5750_PLUS)) {
16327 tg3_flag_set(tp, SUPPORT_MSI);
4153577a
JP		 16328 if (tg3_chip_rev(tp) == CHIPREV_5750_AX ||
16329 tg3_chip_rev(tp) == CHIPREV_5750_BX ||
16330 (tg3_asic_rev(tp) == ASIC_REV_5714 &&
16331 tg3_chip_rev_id(tp) <= CHIPREV_ID_5714_A2 &&
7544b097 16332 tp->pdev_peer == tp->pdev))
63c3a66f 16333 tg3_flag_clear(tp, SUPPORT_MSI);
7544b097 16334
63c3a66f 16335 if (tg3_flag(tp, 5755_PLUS) ||
4153577a 16336 tg3_asic_rev(tp) == ASIC_REV_5906) {
63c3a66f 16337 tg3_flag_set(tp, 1SHOT_MSI);
52c0fd83 16338 }
4f125f42 16339
63c3a66f
JP		 16340 if (tg3_flag(tp, 57765_PLUS)) {
16341 tg3_flag_set(tp, SUPPORT_MSIX);
507399f1
MC		 16342 tp->irq_max = TG3_IRQ_MAX_VECS;
16343 }
f6eb9b1f 16344 }
0e1406dd 16345
9102426a
MC		 16346 tp->txq_max = 1;
16347 tp->rxq_max = 1;
16348 if (tp->irq_max > 1) {
16349 tp->rxq_max = TG3_RSS_MAX_NUM_QS;
16350 tg3_rss_init_dflt_indir_tbl(tp, TG3_RSS_MAX_NUM_QS);
16351
4153577a
JP		 16352 if (tg3_asic_rev(tp) == ASIC_REV_5719 ||
16353 tg3_asic_rev(tp) == ASIC_REV_5720)
9102426a
MC		 16354 tp->txq_max = tp->irq_max - 1;
16355 }
16356
b7abee6e 16357 if (tg3_flag(tp, 5755_PLUS) ||
4153577a 16358 tg3_asic_rev(tp) == ASIC_REV_5906)
63c3a66f 16359 tg3_flag_set(tp, SHORT_DMA_BUG);
f6eb9b1f 16360
4153577a 16361 if (tg3_asic_rev(tp) == ASIC_REV_5719)
a4cb428d 16362 tp->dma_limit = TG3_TX_BD_DMA_MAX_4K;
e31aa987 16363
4153577a
JP		 16364 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
16365 tg3_asic_rev(tp) == ASIC_REV_5719 ||
16366 tg3_asic_rev(tp) == ASIC_REV_5720 ||
16367 tg3_asic_rev(tp) == ASIC_REV_5762)
63c3a66f 16368 tg3_flag_set(tp, LRG_PROD_RING_CAP);
de9f5230 16369
63c3a66f 16370 if (tg3_flag(tp, 57765_PLUS) &&
4153577a 16371 tg3_chip_rev_id(tp) != CHIPREV_ID_5719_A0)
63c3a66f 16372 tg3_flag_set(tp, USE_JUMBO_BDFLAG);
b703df6f 16373
63c3a66f
JP		 16374 if (!tg3_flag(tp, 5705_PLUS) ||
16375 tg3_flag(tp, 5780_CLASS) ||
16376 tg3_flag(tp, USE_JUMBO_BDFLAG))
16377 tg3_flag_set(tp, JUMBO_CAPABLE);
0f893dc6 16378
52f4490c
MC		 16379 pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
16380 &pci_state_reg);
16381
708ebb3a 16382 if (pci_is_pcie(tp->pdev)) {
5e7dfd0f
MC		 16383 u16 lnkctl;
16384
63c3a66f 16385 tg3_flag_set(tp, PCI_EXPRESS);
5f5c51e3 16386
0f49bfbd 16387 pcie_capability_read_word(tp->pdev, PCI_EXP_LNKCTL, &lnkctl);
5e7dfd0f 16388 if (lnkctl & PCI_EXP_LNKCTL_CLKREQ_EN) {
4153577a 16389 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
63c3a66f 16390 tg3_flag_clear(tp, HW_TSO_2);
dabc5c67 16391 tg3_flag_clear(tp, TSO_CAPABLE);
7196cd6c 16392 }
4153577a
JP		 16393 if (tg3_asic_rev(tp) == ASIC_REV_5784 ||
16394 tg3_asic_rev(tp) == ASIC_REV_5761 ||
16395 tg3_chip_rev_id(tp) == CHIPREV_ID_57780_A0 ||
16396 tg3_chip_rev_id(tp) == CHIPREV_ID_57780_A1)
63c3a66f 16397 tg3_flag_set(tp, CLKREQ_BUG);
4153577a 16398 } else if (tg3_chip_rev_id(tp) == CHIPREV_ID_5717_A0) {
63c3a66f 16399 tg3_flag_set(tp, L1PLLPD_EN);
c7835a77 16400 }
4153577a 16401 } else if (tg3_asic_rev(tp) == ASIC_REV_5785) {
708ebb3a
JM		 16402 /* BCM5785 devices are effectively PCIe devices, and should
16403 * follow PCIe codepaths, but do not have a PCIe capabilities
16404 * section.
93a700a9 16405 */
63c3a66f
JP		 16406 tg3_flag_set(tp, PCI_EXPRESS);
16407 } else if (!tg3_flag(tp, 5705_PLUS) ||
16408 tg3_flag(tp, 5780_CLASS)) {
52f4490c
MC		 16409 tp->pcix_cap = pci_find_capability(tp->pdev, PCI_CAP_ID_PCIX);
16410 if (!tp->pcix_cap) {
2445e461
MC		 16411 dev_err(&tp->pdev->dev,
16412 "Cannot find PCI-X capability, aborting\n");
52f4490c
MC		 16413 return -EIO;
16414 }
16415
16416 if (!(pci_state_reg & PCISTATE_CONV_PCI_MODE))
63c3a66f 16417 tg3_flag_set(tp, PCIX_MODE);
52f4490c 16418 }
1da177e4 16419
399de50b
MC		 16420 /* If we have an AMD 762 or VIA K8T800 chipset, write
16421 * reordering to the mailbox registers done by the host
16422 * controller can cause major troubles. We read back from
16423 * every mailbox register write to force the writes to be
16424 * posted to the chip in order.
16425 */
4143470c 16426 if (pci_dev_present(tg3_write_reorder_chipsets) &&
63c3a66f
JP		 16427 !tg3_flag(tp, PCI_EXPRESS))
16428 tg3_flag_set(tp, MBOX_WRITE_REORDER);
399de50b 16429
69fc4053
MC		 16430 pci_read_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE,
16431 &tp->pci_cacheline_sz);
16432 pci_read_config_byte(tp->pdev, PCI_LATENCY_TIMER,
16433 &tp->pci_lat_timer);
4153577a 16434 if (tg3_asic_rev(tp) == ASIC_REV_5703 &&
1da177e4
LT		 16435 tp->pci_lat_timer < 64) {
16436 tp->pci_lat_timer = 64;
69fc4053
MC		 16437 pci_write_config_byte(tp->pdev, PCI_LATENCY_TIMER,
16438 tp->pci_lat_timer);
1da177e4
LT		 16439 }
16440
16821285
MC		 16441 /* Important! -- It is critical that the PCI-X hw workaround
16442 * situation is decided before the first MMIO register access.
16443 */
4153577a 16444 if (tg3_chip_rev(tp) == CHIPREV_5700_BX) {
52f4490c
MC		 16445 /* 5700 BX chips need to have their TX producer index
16446 * mailboxes written twice to workaround a bug.
16447 */
63c3a66f 16448 tg3_flag_set(tp, TXD_MBOX_HWBUG);
1da177e4 16449
52f4490c 16450 /* If we are in PCI-X mode, enable register write workaround.
1da177e4
LT		 16451 *
16452 * The workaround is to use indirect register accesses
16453 * for all chip writes not to mailbox registers.
16454 */
63c3a66f 16455 if (tg3_flag(tp, PCIX_MODE)) {
1da177e4 16456 u32 pm_reg;
1da177e4 16457
63c3a66f 16458 tg3_flag_set(tp, PCIX_TARGET_HWBUG);
1da177e4
LT		 16459
16460 /* The chip can have it's power management PCI config
16461 * space registers clobbered due to this bug.
16462 * So explicitly force the chip into D0 here.
16463 */
9974a356 16464 pci_read_config_dword(tp->pdev,
0319f30e 16465 tp->pdev->pm_cap + PCI_PM_CTRL,
1da177e4
LT		 16466 &pm_reg);
16467 pm_reg &= ~PCI_PM_CTRL_STATE_MASK;
16468 pm_reg |= PCI_PM_CTRL_PME_ENABLE | 0 /* D0 */;
9974a356 16469 pci_write_config_dword(tp->pdev,
0319f30e 16470 tp->pdev->pm_cap + PCI_PM_CTRL,
1da177e4
LT		 16471 pm_reg);
16472
16473 /* Also, force SERR#/PERR# in PCI command. */
16474 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
16475 pci_cmd |= PCI_COMMAND_PARITY | PCI_COMMAND_SERR;
16476 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
16477 }
16478 }
16479
1da177e4 16480 if ((pci_state_reg & PCISTATE_BUS_SPEED_HIGH) != 0)
63c3a66f 16481 tg3_flag_set(tp, PCI_HIGH_SPEED);
1da177e4 16482 if ((pci_state_reg & PCISTATE_BUS_32BIT) != 0)
63c3a66f 16483 tg3_flag_set(tp, PCI_32BIT);
1da177e4
LT		 16484
16485 /* Chip-specific fixup from Broadcom driver */
4153577a 16486 if ((tg3_chip_rev_id(tp) == CHIPREV_ID_5704_A0) &&
1da177e4
LT		 16487 (!(pci_state_reg & PCISTATE_RETRY_SAME_DMA))) {
16488 pci_state_reg |= PCISTATE_RETRY_SAME_DMA;
16489 pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE, pci_state_reg);
16490 }
16491
1ee582d8 16492 /* Default fast path register access methods */
20094930 16493 tp->read32 = tg3_read32;
1ee582d8 16494 tp->write32 = tg3_write32;
09ee929c 16495 tp->read32_mbox = tg3_read32;
20094930 16496 tp->write32_mbox = tg3_write32;
1ee582d8
MC		 16497 tp->write32_tx_mbox = tg3_write32;
16498 tp->write32_rx_mbox = tg3_write32;
16499
16500 /* Various workaround register access methods */
63c3a66f 16501 if (tg3_flag(tp, PCIX_TARGET_HWBUG))
1ee582d8 16502 tp->write32 = tg3_write_indirect_reg32;
4153577a 16503 else if (tg3_asic_rev(tp) == ASIC_REV_5701 ||
63c3a66f 16504 (tg3_flag(tp, PCI_EXPRESS) &&
4153577a 16505 tg3_chip_rev_id(tp) == CHIPREV_ID_5750_A0)) {
98efd8a6
MC		 16506 /*
16507 * Back to back register writes can cause problems on these
16508 * chips, the workaround is to read back all reg writes
16509 * except those to mailbox regs.
16510 *
16511 * See tg3_write_indirect_reg32().
16512 */
1ee582d8 16513 tp->write32 = tg3_write_flush_reg32;
98efd8a6
MC		 16514 }
16515
63c3a66f 16516 if (tg3_flag(tp, TXD_MBOX_HWBUG) || tg3_flag(tp, MBOX_WRITE_REORDER)) {
1ee582d8 16517 tp->write32_tx_mbox = tg3_write32_tx_mbox;
63c3a66f 16518 if (tg3_flag(tp, MBOX_WRITE_REORDER))
1ee582d8
MC		 16519 tp->write32_rx_mbox = tg3_write_flush_reg32;
16520 }
20094930 16521
63c3a66f 16522 if (tg3_flag(tp, ICH_WORKAROUND)) {
6892914f
MC		 16523 tp->read32 = tg3_read_indirect_reg32;
16524 tp->write32 = tg3_write_indirect_reg32;
16525 tp->read32_mbox = tg3_read_indirect_mbox;
16526 tp->write32_mbox = tg3_write_indirect_mbox;
16527 tp->write32_tx_mbox = tg3_write_indirect_mbox;
16528 tp->write32_rx_mbox = tg3_write_indirect_mbox;
16529
16530 iounmap(tp->regs);
22abe310 16531 tp->regs = NULL;
6892914f
MC		 16532
16533 pci_read_config_word(tp->pdev, PCI_COMMAND, &pci_cmd);
16534 pci_cmd &= ~PCI_COMMAND_MEMORY;
16535 pci_write_config_word(tp->pdev, PCI_COMMAND, pci_cmd);
16536 }
4153577a 16537 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
b5d3772c
MC		 16538 tp->read32_mbox = tg3_read32_mbox_5906;
16539 tp->write32_mbox = tg3_write32_mbox_5906;
16540 tp->write32_tx_mbox = tg3_write32_mbox_5906;
16541 tp->write32_rx_mbox = tg3_write32_mbox_5906;
16542 }
6892914f 16543
bbadf503 16544 if (tp->write32 == tg3_write_indirect_reg32 ||
63c3a66f 16545 (tg3_flag(tp, PCIX_MODE) &&
4153577a
JP		 16546 (tg3_asic_rev(tp) == ASIC_REV_5700 ||
16547 tg3_asic_rev(tp) == ASIC_REV_5701)))
63c3a66f 16548 tg3_flag_set(tp, SRAM_USE_CONFIG);
bbadf503 16549
16821285
MC		 16550 /* The memory arbiter has to be enabled in order for SRAM accesses
16551 * to succeed. Normally on powerup the tg3 chip firmware will make
16552 * sure it is enabled, but other entities such as system netboot
16553 * code might disable it.
16554 */
16555 val = tr32(MEMARB_MODE);
16556 tw32(MEMARB_MODE, val | MEMARB_MODE_ENABLE);
16557
9dc5e342 16558 tp->pci_fn = PCI_FUNC(tp->pdev->devfn) & 3;
4153577a 16559 if (tg3_asic_rev(tp) == ASIC_REV_5704 ||
9dc5e342
MC		 16560 tg3_flag(tp, 5780_CLASS)) {
16561 if (tg3_flag(tp, PCIX_MODE)) {
16562 pci_read_config_dword(tp->pdev,
16563 tp->pcix_cap + PCI_X_STATUS,
16564 &val);
16565 tp->pci_fn = val & 0x7;
16566 }
4153577a
JP		 16567 } else if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
16568 tg3_asic_rev(tp) == ASIC_REV_5719 ||
16569 tg3_asic_rev(tp) == ASIC_REV_5720) {
9dc5e342 16570 tg3_read_mem(tp, NIC_SRAM_CPMU_STATUS, &val);
857001f0
MC		 16571 if ((val & NIC_SRAM_CPMUSTAT_SIG_MSK) != NIC_SRAM_CPMUSTAT_SIG)
16572 val = tr32(TG3_CPMU_STATUS);
16573
4153577a 16574 if (tg3_asic_rev(tp) == ASIC_REV_5717)
857001f0
MC		 16575 tp->pci_fn = (val & TG3_CPMU_STATUS_FMSK_5717) ? 1 : 0;
16576 else
9dc5e342
MC		 16577 tp->pci_fn = (val & TG3_CPMU_STATUS_FMSK_5719) >>
16578 TG3_CPMU_STATUS_FSHFT_5719;
69f11c99
MC		 16579 }
16580
7e6c63f0
HM		 16581 if (tg3_flag(tp, FLUSH_POSTED_WRITES)) {
16582 tp->write32_tx_mbox = tg3_write_flush_reg32;
16583 tp->write32_rx_mbox = tg3_write_flush_reg32;
16584 }
16585
7d0c41ef 16586 /* Get eeprom hw config before calling tg3_set_power_state().
63c3a66f 16587 * In particular, the TG3_FLAG_IS_NIC flag must be
7d0c41ef
MC		 16588 * determined before calling tg3_set_power_state() so that
16589 * we know whether or not to switch out of Vaux power.
16590 * When the flag is set, it means that GPIO1 is used for eeprom
16591 * write protect and also implies that it is a LOM where GPIOs
16592 * are not used to switch power.
6aa20a22 16593 */
7d0c41ef
MC		 16594 tg3_get_eeprom_hw_cfg(tp);
16595
1caf13eb 16596 if (tg3_flag(tp, FW_TSO) && tg3_flag(tp, ENABLE_ASF)) {
cf9ecf4b
MC		 16597 tg3_flag_clear(tp, TSO_CAPABLE);
16598 tg3_flag_clear(tp, TSO_BUG);
16599 tp->fw_needed = NULL;
16600 }
16601
63c3a66f 16602 if (tg3_flag(tp, ENABLE_APE)) {
0d3031d9
MC		 16603 /* Allow reads and writes to the
16604 * APE register and memory space.
16605 */
16606 pci_state_reg |= PCISTATE_ALLOW_APE_CTLSPC_WR |
f92d9dc1
MC		 16607 PCISTATE_ALLOW_APE_SHMEM_WR |
16608 PCISTATE_ALLOW_APE_PSPACE_WR;
0d3031d9
MC		 16609 pci_write_config_dword(tp->pdev, TG3PCI_PCISTATE,
16610 pci_state_reg);
c9cab24e
MC		 16611
16612 tg3_ape_lock_init(tp);
0d3031d9
MC		 16613 }
16614
16821285
MC		 16615 /* Set up tp->grc_local_ctrl before calling
16616 * tg3_pwrsrc_switch_to_vmain(). GPIO1 driven high
16617 * will bring 5700's external PHY out of reset.
314fba34
MC		 16618 * It is also used as eeprom write protect on LOMs.
16619 */
16620 tp->grc_local_ctrl = GRC_LCLCTRL_INT_ON_ATTN | GRC_LCLCTRL_AUTO_SEEPROM;
4153577a 16621 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
63c3a66f 16622 tg3_flag(tp, EEPROM_WRITE_PROT))
314fba34
MC		 16623 tp->grc_local_ctrl |= (GRC_LCLCTRL_GPIO_OE1 |
16624 GRC_LCLCTRL_GPIO_OUTPUT1);
3e7d83bc
MC		 16625 /* Unused GPIO3 must be driven as output on 5752 because there
16626 * are no pull-up resistors on unused GPIO pins.
16627 */
4153577a 16628 else if (tg3_asic_rev(tp) == ASIC_REV_5752)
3e7d83bc 16629 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE3;
314fba34 16630
4153577a
JP		 16631 if (tg3_asic_rev(tp) == ASIC_REV_5755 ||
16632 tg3_asic_rev(tp) == ASIC_REV_57780 ||
55086ad9 16633 tg3_flag(tp, 57765_CLASS))
af36e6b6
MC		 16634 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_UART_SEL;
16635
8d519ab2
MC		 16636 if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5761 ||
16637 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5761S) {
5f0c4a3c
MC		 16638 /* Turn off the debug UART. */
16639 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_UART_SEL;
63c3a66f 16640 if (tg3_flag(tp, IS_NIC))
5f0c4a3c
MC		 16641 /* Keep VMain power. */
16642 tp->grc_local_ctrl |= GRC_LCLCTRL_GPIO_OE0 |
16643 GRC_LCLCTRL_GPIO_OUTPUT0;
16644 }
16645
4153577a 16646 if (tg3_asic_rev(tp) == ASIC_REV_5762)
c86a8560
MC		 16647 tp->grc_local_ctrl |=
16648 tr32(GRC_LOCAL_CTRL) & GRC_LCLCTRL_GPIO_UART_SEL;
16649
16821285
MC		 16650 /* Switch out of Vaux if it is a NIC */
16651 tg3_pwrsrc_switch_to_vmain(tp);
1da177e4 16652
1da177e4
LT		 16653 /* Derive initial jumbo mode from MTU assigned in
16654 * ether_setup() via the alloc_etherdev() call
16655 */
63c3a66f
JP		 16656 if (tp->dev->mtu > ETH_DATA_LEN && !tg3_flag(tp, 5780_CLASS))
16657 tg3_flag_set(tp, JUMBO_RING_ENABLE);
1da177e4
LT		 16658
16659 /* Determine WakeOnLan speed to use. */
4153577a
JP		 16660 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
16661 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0 ||
16662 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B0 ||
16663 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B2) {
63c3a66f 16664 tg3_flag_clear(tp, WOL_SPEED_100MB);
1da177e4 16665 } else {
63c3a66f 16666 tg3_flag_set(tp, WOL_SPEED_100MB);
1da177e4
LT		 16667 }
16668
4153577a 16669 if (tg3_asic_rev(tp) == ASIC_REV_5906)
f07e9af3 16670 tp->phy_flags |= TG3_PHYFLG_IS_FET;
7f97a4bd 16671
1da177e4 16672 /* A few boards don't want Ethernet@WireSpeed phy feature */
4153577a
JP		 16673 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
16674 (tg3_asic_rev(tp) == ASIC_REV_5705 &&
16675 (tg3_chip_rev_id(tp) != CHIPREV_ID_5705_A0) &&
16676 (tg3_chip_rev_id(tp) != CHIPREV_ID_5705_A1)) ||
f07e9af3
MC		 16677 (tp->phy_flags & TG3_PHYFLG_IS_FET) ||
16678 (tp->phy_flags & TG3_PHYFLG_ANY_SERDES))
16679 tp->phy_flags |= TG3_PHYFLG_NO_ETH_WIRE_SPEED;
1da177e4 16680
4153577a
JP		 16681 if (tg3_chip_rev(tp) == CHIPREV_5703_AX ||
16682 tg3_chip_rev(tp) == CHIPREV_5704_AX)
f07e9af3 16683 tp->phy_flags |= TG3_PHYFLG_ADC_BUG;
4153577a 16684 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5704_A0)
f07e9af3 16685 tp->phy_flags |= TG3_PHYFLG_5704_A0_BUG;
1da177e4 16686
63c3a66f 16687 if (tg3_flag(tp, 5705_PLUS) &&
f07e9af3 16688 !(tp->phy_flags & TG3_PHYFLG_IS_FET) &&
4153577a
JP		 16689 tg3_asic_rev(tp) != ASIC_REV_5785 &&
16690 tg3_asic_rev(tp) != ASIC_REV_57780 &&
63c3a66f 16691 !tg3_flag(tp, 57765_PLUS)) {
4153577a
JP		 16692 if (tg3_asic_rev(tp) == ASIC_REV_5755 ||
16693 tg3_asic_rev(tp) == ASIC_REV_5787 ||
16694 tg3_asic_rev(tp) == ASIC_REV_5784 ||
16695 tg3_asic_rev(tp) == ASIC_REV_5761) {
d4011ada
MC		 16696 if (tp->pdev->device != PCI_DEVICE_ID_TIGON3_5756 &&
16697 tp->pdev->device != PCI_DEVICE_ID_TIGON3_5722)
f07e9af3 16698 tp->phy_flags |= TG3_PHYFLG_JITTER_BUG;
c1d2a196 16699 if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5755M)
f07e9af3 16700 tp->phy_flags |= TG3_PHYFLG_ADJUST_TRIM;
321d32a0 16701 } else
f07e9af3 16702 tp->phy_flags |= TG3_PHYFLG_BER_BUG;
c424cb24 16703 }
1da177e4 16704
4153577a
JP		 16705 if (tg3_asic_rev(tp) == ASIC_REV_5784 &&
16706 tg3_chip_rev(tp) != CHIPREV_5784_AX) {
b2a5c19c
MC		 16707 tp->phy_otp = tg3_read_otp_phycfg(tp);
16708 if (tp->phy_otp == 0)
16709 tp->phy_otp = TG3_OTP_DEFAULT;
16710 }
16711
63c3a66f 16712 if (tg3_flag(tp, CPMU_PRESENT))
8ef21428
MC		 16713 tp->mi_mode = MAC_MI_MODE_500KHZ_CONST;
16714 else
16715 tp->mi_mode = MAC_MI_MODE_BASE;
16716
1da177e4 16717 tp->coalesce_mode = 0;
4153577a
JP		 16718 if (tg3_chip_rev(tp) != CHIPREV_5700_AX &&
16719 tg3_chip_rev(tp) != CHIPREV_5700_BX)
1da177e4
LT		 16720 tp->coalesce_mode |= HOSTCC_MODE_32BYTE;
16721
4d958473 16722 /* Set these bits to enable statistics workaround. */
4153577a 16723 if (tg3_asic_rev(tp) == ASIC_REV_5717 ||
94962f7f 16724 tg3_asic_rev(tp) == ASIC_REV_5762 ||
4153577a
JP		 16725 tg3_chip_rev_id(tp) == CHIPREV_ID_5719_A0 ||
16726 tg3_chip_rev_id(tp) == CHIPREV_ID_5720_A0) {
4d958473
MC		 16727 tp->coalesce_mode |= HOSTCC_MODE_ATTN;
16728 tp->grc_mode |= GRC_MODE_IRQ_ON_FLOW_ATTN;
16729 }
16730
4153577a
JP		 16731 if (tg3_asic_rev(tp) == ASIC_REV_5785 ||
16732 tg3_asic_rev(tp) == ASIC_REV_57780)
63c3a66f 16733 tg3_flag_set(tp, USE_PHYLIB);
57e6983c 16734
158d7abd
MC		 16735 err = tg3_mdio_init(tp);
16736 if (err)
16737 return err;
1da177e4
LT		 16738
16739 /* Initialize data/descriptor byte/word swapping. */
16740 val = tr32(GRC_MODE);
4153577a
JP		 16741 if (tg3_asic_rev(tp) == ASIC_REV_5720 ||
16742 tg3_asic_rev(tp) == ASIC_REV_5762)
f2096f94
MC		 16743 val &= (GRC_MODE_BYTE_SWAP_B2HRX_DATA |
16744 GRC_MODE_WORD_SWAP_B2HRX_DATA |
16745 GRC_MODE_B2HRX_ENABLE |
16746 GRC_MODE_HTX2B_ENABLE |
16747 GRC_MODE_HOST_STACKUP);
16748 else
16749 val &= GRC_MODE_HOST_STACKUP;
16750
1da177e4
LT		 16751 tw32(GRC_MODE, val | tp->grc_mode);
16752
16753 tg3_switch_clocks(tp);
16754
16755 /* Clear this out for sanity. */
16756 tw32(TG3PCI_MEM_WIN_BASE_ADDR, 0);
16757
388d3335
NG		 16758 /* Clear TG3PCI_REG_BASE_ADDR to prevent hangs. */
16759 tw32(TG3PCI_REG_BASE_ADDR, 0);
16760
1da177e4
LT		 16761 pci_read_config_dword(tp->pdev, TG3PCI_PCISTATE,
16762 &pci_state_reg);
16763 if ((pci_state_reg & PCISTATE_CONV_PCI_MODE) == 0 &&
63c3a66f 16764 !tg3_flag(tp, PCIX_TARGET_HWBUG)) {
4153577a
JP		 16765 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5701_A0 ||
16766 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B0 ||
16767 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B2 ||
16768 tg3_chip_rev_id(tp) == CHIPREV_ID_5701_B5) {
1da177e4
LT		 16769 void __iomem *sram_base;
16770
16771 /* Write some dummy words into the SRAM status block
16772 * area, see if it reads back correctly. If the return
16773 * value is bad, force enable the PCIX workaround.
16774 */
16775 sram_base = tp->regs + NIC_SRAM_WIN_BASE + NIC_SRAM_STATS_BLK;
16776
16777 writel(0x00000000, sram_base);
16778 writel(0x00000000, sram_base + 4);
16779 writel(0xffffffff, sram_base + 4);
16780 if (readl(sram_base) != 0x00000000)
63c3a66f 16781 tg3_flag_set(tp, PCIX_TARGET_HWBUG);
1da177e4
LT		 16782 }
16783 }
16784
16785 udelay(50);
16786 tg3_nvram_init(tp);
16787
c4dab506
NS		 16788 /* If the device has an NVRAM, no need to load patch firmware */
16789 if (tg3_asic_rev(tp) == ASIC_REV_57766 &&
16790 !tg3_flag(tp, NO_NVRAM))
16791 tp->fw_needed = NULL;
16792
1da177e4
LT		 16793 grc_misc_cfg = tr32(GRC_MISC_CFG);
16794 grc_misc_cfg &= GRC_MISC_CFG_BOARD_ID_MASK;
16795
4153577a 16796 if (tg3_asic_rev(tp) == ASIC_REV_5705 &&
1da177e4
LT		 16797 (grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788 ||
16798 grc_misc_cfg == GRC_MISC_CFG_BOARD_ID_5788M))
63c3a66f 16799 tg3_flag_set(tp, IS_5788);
1da177e4 16800
63c3a66f 16801 if (!tg3_flag(tp, IS_5788) &&
4153577a 16802 tg3_asic_rev(tp) != ASIC_REV_5700)
63c3a66f
JP		 16803 tg3_flag_set(tp, TAGGED_STATUS);
16804 if (tg3_flag(tp, TAGGED_STATUS)) {
fac9b83e
DM		 16805 tp->coalesce_mode |= (HOSTCC_MODE_CLRTICK_RXBD |
16806 HOSTCC_MODE_CLRTICK_TXBD);
16807
16808 tp->misc_host_ctrl |= MISC_HOST_CTRL_TAGGED_STATUS;
16809 pci_write_config_dword(tp->pdev, TG3PCI_MISC_HOST_CTRL,
16810 tp->misc_host_ctrl);
16811 }
16812
3bda1258 16813 /* Preserve the APE MAC_MODE bits */
63c3a66f 16814 if (tg3_flag(tp, ENABLE_APE))
d2394e6b 16815 tp->mac_mode = MAC_MODE_APE_TX_EN | MAC_MODE_APE_RX_EN;
3bda1258 16816 else
6e01b20b 16817 tp->mac_mode = 0;
3bda1258 16818
3d567e0e 16819 if (tg3_10_100_only_device(tp, ent))
f07e9af3 16820 tp->phy_flags |= TG3_PHYFLG_10_100_ONLY;
1da177e4
LT		 16821
16822 err = tg3_phy_probe(tp);
16823 if (err) {
2445e461 16824 dev_err(&tp->pdev->dev, "phy probe failed, err %d\n", err);
1da177e4 16825 /* ... but do not return immediately ... */
b02fd9e3 16826 tg3_mdio_fini(tp);
1da177e4
LT		 16827 }
16828
184b8904 16829 tg3_read_vpd(tp);
c4e6575c 16830 tg3_read_fw_ver(tp);
1da177e4 16831
f07e9af3
MC		 16832 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES) {
16833 tp->phy_flags &= ~TG3_PHYFLG_USE_MI_INTERRUPT;
1da177e4 16834 } else {
4153577a 16835 if (tg3_asic_rev(tp) == ASIC_REV_5700)
f07e9af3 16836 tp->phy_flags |= TG3_PHYFLG_USE_MI_INTERRUPT;
1da177e4 16837 else
f07e9af3 16838 tp->phy_flags &= ~TG3_PHYFLG_USE_MI_INTERRUPT;
1da177e4
LT		 16839 }
16840
16841 /* 5700 {AX,BX} chips have a broken status block link
16842 * change bit implementation, so we must use the
16843 * status register in those cases.
16844 */
4153577a 16845 if (tg3_asic_rev(tp) == ASIC_REV_5700)
63c3a66f 16846 tg3_flag_set(tp, USE_LINKCHG_REG);
1da177e4 16847 else
63c3a66f 16848 tg3_flag_clear(tp, USE_LINKCHG_REG);
1da177e4
LT		 16849
16850 /* The led_ctrl is set during tg3_phy_probe, here we might
16851 * have to force the link status polling mechanism based
16852 * upon subsystem IDs.
16853 */
16854 if (tp->pdev->subsystem_vendor == PCI_VENDOR_ID_DELL &&
4153577a 16855 tg3_asic_rev(tp) == ASIC_REV_5701 &&
f07e9af3
MC		 16856 !(tp->phy_flags & TG3_PHYFLG_PHY_SERDES)) {
16857 tp->phy_flags |= TG3_PHYFLG_USE_MI_INTERRUPT;
63c3a66f 16858 tg3_flag_set(tp, USE_LINKCHG_REG);
1da177e4
LT		 16859 }
16860
16861 /* For all SERDES we poll the MAC status register. */
f07e9af3 16862 if (tp->phy_flags & TG3_PHYFLG_PHY_SERDES)
63c3a66f 16863 tg3_flag_set(tp, POLL_SERDES);
1da177e4 16864 else
63c3a66f 16865 tg3_flag_clear(tp, POLL_SERDES);
1da177e4 16866
1743b83c
NS		 16867 if (tg3_flag(tp, ENABLE_APE) && tg3_flag(tp, ENABLE_ASF))
16868 tg3_flag_set(tp, POLL_CPMU_LINK);
16869
9205fd9c 16870 tp->rx_offset = NET_SKB_PAD + NET_IP_ALIGN;
d2757fc4 16871 tp->rx_copy_thresh = TG3_RX_COPY_THRESHOLD;
4153577a 16872 if (tg3_asic_rev(tp) == ASIC_REV_5701 &&
63c3a66f 16873 tg3_flag(tp, PCIX_MODE)) {
9205fd9c 16874 tp->rx_offset = NET_SKB_PAD;
d2757fc4 16875#ifndef CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS
9dc7a113 16876 tp->rx_copy_thresh = ~(u16)0;
d2757fc4
MC		 16877#endif
16878 }
1da177e4 16879
2c49a44d
MC		 16880 tp->rx_std_ring_mask = TG3_RX_STD_RING_SIZE(tp) - 1;
16881 tp->rx_jmb_ring_mask = TG3_RX_JMB_RING_SIZE(tp) - 1;
7cb32cf2
MC		 16882 tp->rx_ret_ring_mask = tg3_rx_ret_ring_size(tp) - 1;
16883
2c49a44d 16884 tp->rx_std_max_post = tp->rx_std_ring_mask + 1;
f92905de
MC		 16885
16886 /* Increment the rx prod index on the rx std ring by at most
16887 * 8 for these chips to workaround hw errata.
16888 */
4153577a
JP		 16889 if (tg3_asic_rev(tp) == ASIC_REV_5750 ||
16890 tg3_asic_rev(tp) == ASIC_REV_5752 ||
16891 tg3_asic_rev(tp) == ASIC_REV_5755)
f92905de
MC		 16892 tp->rx_std_max_post = 8;
16893
63c3a66f 16894 if (tg3_flag(tp, ASPM_WORKAROUND))
8ed5d97e
MC		 16895 tp->pwrmgmt_thresh = tr32(PCIE_PWR_MGMT_THRESH) &
16896 PCIE_PWR_MGMT_L1_THRESH_MSK;
16897
1da177e4
LT		 16898 return err;
16899}
16900
49b6e95f 16901#ifdef CONFIG_SPARC
229b1ad1 16902static int tg3_get_macaddr_sparc(struct tg3 *tp)
1da177e4
LT		 16903{
16904 struct net_device *dev = tp->dev;
16905 struct pci_dev *pdev = tp->pdev;
49b6e95f 16906 struct device_node *dp = pci_device_to_OF_node(pdev);
374d4cac 16907 const unsigned char *addr;
49b6e95f
DM		 16908 int len;
16909
16910 addr = of_get_property(dp, "local-mac-address", &len);
d458cdf7
JP		 16911 if (addr && len == ETH_ALEN) {
16912 memcpy(dev->dev_addr, addr, ETH_ALEN);
49b6e95f 16913 return 0;
1da177e4
LT		 16914 }
16915 return -ENODEV;
16916}
16917
229b1ad1 16918static int tg3_get_default_macaddr_sparc(struct tg3 *tp)
1da177e4
LT		 16919{
16920 struct net_device *dev = tp->dev;
16921
d458cdf7 16922 memcpy(dev->dev_addr, idprom->id_ethaddr, ETH_ALEN);
1da177e4
LT		 16923 return 0;
16924}
16925#endif
16926
229b1ad1 16927static int tg3_get_device_address(struct tg3 *tp)
1da177e4
LT		 16928{
16929 struct net_device *dev = tp->dev;
16930 u32 hi, lo, mac_offset;
008652b3 16931 int addr_ok = 0;
7e6c63f0 16932 int err;
1da177e4 16933
49b6e95f 16934#ifdef CONFIG_SPARC
1da177e4
LT		 16935 if (!tg3_get_macaddr_sparc(tp))
16936 return 0;
16937#endif
16938
7e6c63f0
HM		 16939 if (tg3_flag(tp, IS_SSB_CORE)) {
16940 err = ssb_gige_get_macaddr(tp->pdev, &dev->dev_addr[0]);
16941 if (!err && is_valid_ether_addr(&dev->dev_addr[0]))
16942 return 0;
16943 }
16944
1da177e4 16945 mac_offset = 0x7c;
4153577a 16946 if (tg3_asic_rev(tp) == ASIC_REV_5704 ||
63c3a66f 16947 tg3_flag(tp, 5780_CLASS)) {
1da177e4
LT		 16948 if (tr32(TG3PCI_DUAL_MAC_CTRL) & DUAL_MAC_CTRL_ID)
16949 mac_offset = 0xcc;
16950 if (tg3_nvram_lock(tp))
16951 tw32_f(NVRAM_CMD, NVRAM_CMD_RESET);
16952 else
16953 tg3_nvram_unlock(tp);
63c3a66f 16954 } else if (tg3_flag(tp, 5717_PLUS)) {
69f11c99 16955 if (tp->pci_fn & 1)
a1b950d5 16956 mac_offset = 0xcc;
69f11c99 16957 if (tp->pci_fn > 1)
a50d0796 16958 mac_offset += 0x18c;
4153577a 16959 } else if (tg3_asic_rev(tp) == ASIC_REV_5906)
b5d3772c 16960 mac_offset = 0x10;
1da177e4
LT		 16961
16962 /* First try to get it from MAC address mailbox. */
16963 tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_HIGH_MBOX, &hi);
16964 if ((hi >> 16) == 0x484b) {
16965 dev->dev_addr[0] = (hi >> 8) & 0xff;
16966 dev->dev_addr[1] = (hi >> 0) & 0xff;
16967
16968 tg3_read_mem(tp, NIC_SRAM_MAC_ADDR_LOW_MBOX, &lo);
16969 dev->dev_addr[2] = (lo >> 24) & 0xff;
16970 dev->dev_addr[3] = (lo >> 16) & 0xff;
16971 dev->dev_addr[4] = (lo >> 8) & 0xff;
16972 dev->dev_addr[5] = (lo >> 0) & 0xff;
1da177e4 16973
008652b3
MC		 16974 /* Some old bootcode may report a 0 MAC address in SRAM */
16975 addr_ok = is_valid_ether_addr(&dev->dev_addr[0]);
16976 }
16977 if (!addr_ok) {
16978 /* Next, try NVRAM. */
63c3a66f 16979 if (!tg3_flag(tp, NO_NVRAM) &&
df259d8c 16980 !tg3_nvram_read_be32(tp, mac_offset + 0, &hi) &&
6d348f2c 16981 !tg3_nvram_read_be32(tp, mac_offset + 4, &lo)) {
62cedd11
MC		 16982 memcpy(&dev->dev_addr[0], ((char *)&hi) + 2, 2);
16983 memcpy(&dev->dev_addr[2], (char *)&lo, sizeof(lo));
008652b3
MC		 16984 }
16985 /* Finally just fetch it out of the MAC control regs. */
16986 else {
16987 hi = tr32(MAC_ADDR_0_HIGH);
16988 lo = tr32(MAC_ADDR_0_LOW);
16989
16990 dev->dev_addr[5] = lo & 0xff;
16991 dev->dev_addr[4] = (lo >> 8) & 0xff;
16992 dev->dev_addr[3] = (lo >> 16) & 0xff;
16993 dev->dev_addr[2] = (lo >> 24) & 0xff;
16994 dev->dev_addr[1] = hi & 0xff;
16995 dev->dev_addr[0] = (hi >> 8) & 0xff;
16996 }
1da177e4
LT		 16997 }
16998
16999 if (!is_valid_ether_addr(&dev->dev_addr[0])) {
7582a335 17000#ifdef CONFIG_SPARC
1da177e4
LT		 17001 if (!tg3_get_default_macaddr_sparc(tp))
17002 return 0;
17003#endif
17004 return -EINVAL;
17005 }
17006 return 0;
17007}
17008
59e6b434
DM		 17009#define BOUNDARY_SINGLE_CACHELINE 1
17010#define BOUNDARY_MULTI_CACHELINE 2
17011
229b1ad1 17012static u32 tg3_calc_dma_bndry(struct tg3 *tp, u32 val)
59e6b434
DM		 17013{
17014 int cacheline_size;
17015 u8 byte;
17016 int goal;
17017
17018 pci_read_config_byte(tp->pdev, PCI_CACHE_LINE_SIZE, &byte);
17019 if (byte == 0)
17020 cacheline_size = 1024;
17021 else
17022 cacheline_size = (int) byte * 4;
17023
17024 /* On 5703 and later chips, the boundary bits have no
17025 * effect.
17026 */
4153577a
JP		 17027 if (tg3_asic_rev(tp) != ASIC_REV_5700 &&
17028 tg3_asic_rev(tp) != ASIC_REV_5701 &&
63c3a66f 17029 !tg3_flag(tp, PCI_EXPRESS))
59e6b434
DM		 17030 goto out;
17031
17032#if defined(CONFIG_PPC64) || defined(CONFIG_IA64) || defined(CONFIG_PARISC)
17033 goal = BOUNDARY_MULTI_CACHELINE;
17034#else
17035#if defined(CONFIG_SPARC64) || defined(CONFIG_ALPHA)
17036 goal = BOUNDARY_SINGLE_CACHELINE;
17037#else
17038 goal = 0;
17039#endif
17040#endif
17041
63c3a66f 17042 if (tg3_flag(tp, 57765_PLUS)) {
cbf9ca6c
MC		 17043 val = goal ? 0 : DMA_RWCTRL_DIS_CACHE_ALIGNMENT;
17044 goto out;
17045 }
17046
59e6b434
DM		 17047 if (!goal)
17048 goto out;
17049
17050 /* PCI controllers on most RISC systems tend to disconnect
17051 * when a device tries to burst across a cache-line boundary.
17052 * Therefore, letting tg3 do so just wastes PCI bandwidth.
17053 *
17054 * Unfortunately, for PCI-E there are only limited
17055 * write-side controls for this, and thus for reads
17056 * we will still get the disconnects. We'll also waste
17057 * these PCI cycles for both read and write for chips
17058 * other than 5700 and 5701 which do not implement the
17059 * boundary bits.
17060 */
63c3a66f 17061 if (tg3_flag(tp, PCIX_MODE) && !tg3_flag(tp, PCI_EXPRESS)) {
59e6b434
DM		 17062 switch (cacheline_size) {
17063 case 16:
17064 case 32:
17065 case 64:
17066 case 128:
17067 if (goal == BOUNDARY_SINGLE_CACHELINE) {
17068 val |= (DMA_RWCTRL_READ_BNDRY_128_PCIX |
17069 DMA_RWCTRL_WRITE_BNDRY_128_PCIX);
17070 } else {
17071 val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
17072 DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
17073 }
17074 break;
17075
17076 case 256:
17077 val |= (DMA_RWCTRL_READ_BNDRY_256_PCIX |
17078 DMA_RWCTRL_WRITE_BNDRY_256_PCIX);
17079 break;
17080
17081 default:
17082 val |= (DMA_RWCTRL_READ_BNDRY_384_PCIX |
17083 DMA_RWCTRL_WRITE_BNDRY_384_PCIX);
17084 break;
855e1111 17085 }
63c3a66f 17086 } else if (tg3_flag(tp, PCI_EXPRESS)) {
59e6b434
DM		 17087 switch (cacheline_size) {
17088 case 16:
17089 case 32:
17090 case 64:
17091 if (goal == BOUNDARY_SINGLE_CACHELINE) {
17092 val &= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
17093 val |= DMA_RWCTRL_WRITE_BNDRY_64_PCIE;
17094 break;
17095 }
17096 /* fallthrough */
17097 case 128:
17098 default:
17099 val &= ~DMA_RWCTRL_WRITE_BNDRY_DISAB_PCIE;
17100 val |= DMA_RWCTRL_WRITE_BNDRY_128_PCIE;
17101 break;
855e1111 17102 }
59e6b434
DM		 17103 } else {
17104 switch (cacheline_size) {
17105 case 16:
17106 if (goal == BOUNDARY_SINGLE_CACHELINE) {
17107 val |= (DMA_RWCTRL_READ_BNDRY_16 |
17108 DMA_RWCTRL_WRITE_BNDRY_16);
17109 break;
17110 }
17111 /* fallthrough */
17112 case 32:
17113 if (goal == BOUNDARY_SINGLE_CACHELINE) {
17114 val |= (DMA_RWCTRL_READ_BNDRY_32 |
17115 DMA_RWCTRL_WRITE_BNDRY_32);
17116 break;
17117 }
17118 /* fallthrough */
17119 case 64:
17120 if (goal == BOUNDARY_SINGLE_CACHELINE) {
17121 val |= (DMA_RWCTRL_READ_BNDRY_64 |
17122 DMA_RWCTRL_WRITE_BNDRY_64);
17123 break;
17124 }
17125 /* fallthrough */
17126 case 128:
17127 if (goal == BOUNDARY_SINGLE_CACHELINE) {
17128 val |= (DMA_RWCTRL_READ_BNDRY_128 |
17129 DMA_RWCTRL_WRITE_BNDRY_128);
17130 break;
17131 }
17132 /* fallthrough */
17133 case 256:
17134 val |= (DMA_RWCTRL_READ_BNDRY_256 |
17135 DMA_RWCTRL_WRITE_BNDRY_256);
17136 break;
17137 case 512:
17138 val |= (DMA_RWCTRL_READ_BNDRY_512 |
17139 DMA_RWCTRL_WRITE_BNDRY_512);
17140 break;
17141 case 1024:
17142 default:
17143 val |= (DMA_RWCTRL_READ_BNDRY_1024 |
17144 DMA_RWCTRL_WRITE_BNDRY_1024);
17145 break;
855e1111 17146 }
59e6b434
DM		 17147 }
17148
17149out:
17150 return val;
17151}
17152
229b1ad1 17153static int tg3_do_test_dma(struct tg3 *tp, u32 *buf, dma_addr_t buf_dma,
953c96e0 17154 int size, bool to_device)
1da177e4
LT		 17155{
17156 struct tg3_internal_buffer_desc test_desc;
17157 u32 sram_dma_descs;
17158 int i, ret;
17159
17160 sram_dma_descs = NIC_SRAM_DMA_DESC_POOL_BASE;
17161
17162 tw32(FTQ_RCVBD_COMP_FIFO_ENQDEQ, 0);
17163 tw32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ, 0);
17164 tw32(RDMAC_STATUS, 0);
17165 tw32(WDMAC_STATUS, 0);
17166
17167 tw32(BUFMGR_MODE, 0);
17168 tw32(FTQ_RESET, 0);
17169
17170 test_desc.addr_hi = ((u64) buf_dma) >> 32;
17171 test_desc.addr_lo = buf_dma & 0xffffffff;
17172 test_desc.nic_mbuf = 0x00002100;
17173 test_desc.len = size;
17174
17175 /*
17176 * HP ZX1 was seeing test failures for 5701 cards running at 33Mhz
17177 * the *second* time the tg3 driver was getting loaded after an
17178 * initial scan.
17179 *
17180 * Broadcom tells me:
17181 * ...the DMA engine is connected to the GRC block and a DMA
17182 * reset may affect the GRC block in some unpredictable way...
17183 * The behavior of resets to individual blocks has not been tested.
17184 *
17185 * Broadcom noted the GRC reset will also reset all sub-components.
17186 */
17187 if (to_device) {
17188 test_desc.cqid_sqid = (13 << 8) | 2;
17189
17190 tw32_f(RDMAC_MODE, RDMAC_MODE_ENABLE);
17191 udelay(40);
17192 } else {
17193 test_desc.cqid_sqid = (16 << 8) | 7;
17194
17195 tw32_f(WDMAC_MODE, WDMAC_MODE_ENABLE);
17196 udelay(40);
17197 }
17198 test_desc.flags = 0x00000005;
17199
17200 for (i = 0; i < (sizeof(test_desc) / sizeof(u32)); i++) {
17201 u32 val;
17202
17203 val = *(((u32 *)&test_desc) + i);
17204 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR,
17205 sram_dma_descs + (i * sizeof(u32)));
17206 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_DATA, val);
17207 }
17208 pci_write_config_dword(tp->pdev, TG3PCI_MEM_WIN_BASE_ADDR, 0);
17209
859a5887 17210 if (to_device)
1da177e4 17211 tw32(FTQ_DMA_HIGH_READ_FIFO_ENQDEQ, sram_dma_descs);
859a5887 17212 else
1da177e4 17213 tw32(FTQ_DMA_HIGH_WRITE_FIFO_ENQDEQ, sram_dma_descs);
1da177e4
LT		 17214
17215 ret = -ENODEV;
17216 for (i = 0; i < 40; i++) {
17217 u32 val;
17218
17219 if (to_device)
17220 val = tr32(FTQ_RCVBD_COMP_FIFO_ENQDEQ);
17221 else
17222 val = tr32(FTQ_RCVDATA_COMP_FIFO_ENQDEQ);
17223 if ((val & 0xffff) == sram_dma_descs) {
17224 ret = 0;
17225 break;
17226 }
17227
17228 udelay(100);
17229 }
17230
17231 return ret;
17232}
17233
ded7340d 17234#define TEST_BUFFER_SIZE 0x2000
1da177e4 17235
9baa3c34 17236static const struct pci_device_id tg3_dma_wait_state_chipsets[] = {
895950c2
JP		 17237 { PCI_DEVICE(PCI_VENDOR_ID_APPLE, PCI_DEVICE_ID_APPLE_UNI_N_PCI15) },
17238 { },
17239};
17240
229b1ad1 17241static int tg3_test_dma(struct tg3 *tp)
1da177e4
LT		 17242{
17243 dma_addr_t buf_dma;
59e6b434 17244 u32 *buf, saved_dma_rwctrl;
cbf9ca6c 17245 int ret = 0;
1da177e4 17246
4bae65c8
MC		 17247 buf = dma_alloc_coherent(&tp->pdev->dev, TEST_BUFFER_SIZE,
17248 &buf_dma, GFP_KERNEL);
1da177e4
LT		 17249 if (!buf) {
17250 ret = -ENOMEM;
17251 goto out_nofree;
17252 }
17253
17254 tp->dma_rwctrl = ((0x7 << DMA_RWCTRL_PCI_WRITE_CMD_SHIFT) |
17255 (0x6 << DMA_RWCTRL_PCI_READ_CMD_SHIFT));
17256
59e6b434 17257 tp->dma_rwctrl = tg3_calc_dma_bndry(tp, tp->dma_rwctrl);
1da177e4 17258
63c3a66f 17259 if (tg3_flag(tp, 57765_PLUS))
cbf9ca6c
MC		 17260 goto out;
17261
63c3a66f 17262 if (tg3_flag(tp, PCI_EXPRESS)) {
1da177e4
LT		 17263 /* DMA read watermark not used on PCIE */
17264 tp->dma_rwctrl |= 0x00180000;
63c3a66f 17265 } else if (!tg3_flag(tp, PCIX_MODE)) {
4153577a
JP		 17266 if (tg3_asic_rev(tp) == ASIC_REV_5705 ||
17267 tg3_asic_rev(tp) == ASIC_REV_5750)
1da177e4
LT		 17268 tp->dma_rwctrl |= 0x003f0000;
17269 else
17270 tp->dma_rwctrl |= 0x003f000f;
17271 } else {
4153577a
JP		 17272 if (tg3_asic_rev(tp) == ASIC_REV_5703 ||
17273 tg3_asic_rev(tp) == ASIC_REV_5704) {
1da177e4 17274 u32 ccval = (tr32(TG3PCI_CLOCK_CTRL) & 0x1f);
49afdeb6 17275 u32 read_water = 0x7;
1da177e4 17276
4a29cc2e
MC		 17277 /* If the 5704 is behind the EPB bridge, we can
17278 * do the less restrictive ONE_DMA workaround for
17279 * better performance.
17280 */
63c3a66f 17281 if (tg3_flag(tp, 40BIT_DMA_BUG) &&
4153577a 17282 tg3_asic_rev(tp) == ASIC_REV_5704)
4a29cc2e
MC		 17283 tp->dma_rwctrl |= 0x8000;
17284 else if (ccval == 0x6 || ccval == 0x7)
1da177e4
LT		 17285 tp->dma_rwctrl |= DMA_RWCTRL_ONE_DMA;
17286
4153577a 17287 if (tg3_asic_rev(tp) == ASIC_REV_5703)
49afdeb6 17288 read_water = 4;
59e6b434 17289 /* Set bit 23 to enable PCIX hw bug fix */
49afdeb6
MC		 17290 tp->dma_rwctrl |=
17291 (read_water << DMA_RWCTRL_READ_WATER_SHIFT) |
17292 (0x3 << DMA_RWCTRL_WRITE_WATER_SHIFT) |
17293 (1 << 23);
4153577a 17294 } else if (tg3_asic_rev(tp) == ASIC_REV_5780) {
4cf78e4f
MC		 17295 /* 5780 always in PCIX mode */
17296 tp->dma_rwctrl |= 0x00144000;
4153577a 17297 } else if (tg3_asic_rev(tp) == ASIC_REV_5714) {
a4e2b347
MC		 17298 /* 5714 always in PCIX mode */
17299 tp->dma_rwctrl |= 0x00148000;
1da177e4
LT		 17300 } else {
17301 tp->dma_rwctrl |= 0x001b000f;
17302 }
17303 }
7e6c63f0
HM		 17304 if (tg3_flag(tp, ONE_DMA_AT_ONCE))
17305 tp->dma_rwctrl |= DMA_RWCTRL_ONE_DMA;
1da177e4 17306
4153577a
JP		 17307 if (tg3_asic_rev(tp) == ASIC_REV_5703 ||
17308 tg3_asic_rev(tp) == ASIC_REV_5704)
1da177e4
LT		 17309 tp->dma_rwctrl &= 0xfffffff0;
17310
4153577a
JP		 17311 if (tg3_asic_rev(tp) == ASIC_REV_5700 ||
17312 tg3_asic_rev(tp) == ASIC_REV_5701) {
1da177e4
LT		 17313 /* Remove this if it causes problems for some boards. */
17314 tp->dma_rwctrl |= DMA_RWCTRL_USE_MEM_READ_MULT;
17315
17316 /* On 5700/5701 chips, we need to set this bit.
17317 * Otherwise the chip will issue cacheline transactions
17318 * to streamable DMA memory with not all the byte
17319 * enables turned on. This is an error on several
17320 * RISC PCI controllers, in particular sparc64.
17321 *
17322 * On 5703/5704 chips, this bit has been reassigned
17323 * a different meaning. In particular, it is used
17324 * on those chips to enable a PCI-X workaround.
17325 */
17326 tp->dma_rwctrl |= DMA_RWCTRL_ASSERT_ALL_BE;
17327 }
17328
17329 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
17330
1da177e4 17331
4153577a
JP		 17332 if (tg3_asic_rev(tp) != ASIC_REV_5700 &&
17333 tg3_asic_rev(tp) != ASIC_REV_5701)
1da177e4
LT		 17334 goto out;
17335
59e6b434
DM		 17336 /* It is best to perform DMA test with maximum write burst size
17337 * to expose the 5700/5701 write DMA bug.
17338 */
17339 saved_dma_rwctrl = tp->dma_rwctrl;
17340 tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
17341 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
17342
1da177e4
LT		 17343 while (1) {
17344 u32 *p = buf, i;
17345
17346 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++)
17347 p[i] = i;
17348
17349 /* Send the buffer to the chip. */
953c96e0 17350 ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, true);
1da177e4 17351 if (ret) {
2445e461
MC		 17352 dev_err(&tp->pdev->dev,
17353 "%s: Buffer write failed. err = %d\n",
17354 __func__, ret);
1da177e4
LT		 17355 break;
17356 }
17357
1da177e4 17358 /* Now read it back. */
953c96e0 17359 ret = tg3_do_test_dma(tp, buf, buf_dma, TEST_BUFFER_SIZE, false);
1da177e4 17360 if (ret) {
5129c3a3
MC		 17361 dev_err(&tp->pdev->dev, "%s: Buffer read failed. "
17362 "err = %d\n", __func__, ret);
1da177e4
LT		 17363 break;
17364 }
17365
17366 /* Verify it. */
17367 for (i = 0; i < TEST_BUFFER_SIZE / sizeof(u32); i++) {
17368 if (p[i] == i)
17369 continue;
17370
59e6b434
DM		 17371 if ((tp->dma_rwctrl & DMA_RWCTRL_WRITE_BNDRY_MASK) !=
17372 DMA_RWCTRL_WRITE_BNDRY_16) {
17373 tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
1da177e4
LT		 17374 tp->dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
17375 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
17376 break;
17377 } else {
2445e461
MC		 17378 dev_err(&tp->pdev->dev,
17379 "%s: Buffer corrupted on read back! "
17380 "(%d != %d)\n", __func__, p[i], i);
1da177e4
LT		 17381 ret = -ENODEV;
17382 goto out;
17383 }
17384 }
17385
17386 if (i == (TEST_BUFFER_SIZE / sizeof(u32))) {
17387 /* Success. */
17388 ret = 0;
17389 break;
17390 }
17391 }
59e6b434
DM		 17392 if ((tp->dma_rwctrl & DMA_RWCTRL_WRITE_BNDRY_MASK) !=
17393 DMA_RWCTRL_WRITE_BNDRY_16) {
17394 /* DMA test passed without adjusting DMA boundary,
6d1cfbab
MC		 17395 * now look for chipsets that are known to expose the
17396 * DMA bug without failing the test.
59e6b434 17397 */
4143470c 17398 if (pci_dev_present(tg3_dma_wait_state_chipsets)) {
6d1cfbab
MC		 17399 tp->dma_rwctrl &= ~DMA_RWCTRL_WRITE_BNDRY_MASK;
17400 tp->dma_rwctrl |= DMA_RWCTRL_WRITE_BNDRY_16;
859a5887 17401 } else {
6d1cfbab
MC		 17402 /* Safe to use the calculated DMA boundary. */
17403 tp->dma_rwctrl = saved_dma_rwctrl;
859a5887 17404 }
6d1cfbab 17405
59e6b434
DM		 17406 tw32(TG3PCI_DMA_RW_CTRL, tp->dma_rwctrl);
17407 }
1da177e4
LT		 17408
17409out:
4bae65c8 17410 dma_free_coherent(&tp->pdev->dev, TEST_BUFFER_SIZE, buf, buf_dma);
1da177e4
LT		 17411out_nofree:
17412 return ret;
17413}
17414
229b1ad1 17415static void tg3_init_bufmgr_config(struct tg3 *tp)
1da177e4 17416{
63c3a66f 17417 if (tg3_flag(tp, 57765_PLUS)) {
666bc831
MC		 17418 tp->bufmgr_config.mbuf_read_dma_low_water =
17419 DEFAULT_MB_RDMA_LOW_WATER_5705;
17420 tp->bufmgr_config.mbuf_mac_rx_low_water =
17421 DEFAULT_MB_MACRX_LOW_WATER_57765;
17422 tp->bufmgr_config.mbuf_high_water =
17423 DEFAULT_MB_HIGH_WATER_57765;
17424
17425 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
17426 DEFAULT_MB_RDMA_LOW_WATER_5705;
17427 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
17428 DEFAULT_MB_MACRX_LOW_WATER_JUMBO_57765;
17429 tp->bufmgr_config.mbuf_high_water_jumbo =
17430 DEFAULT_MB_HIGH_WATER_JUMBO_57765;
63c3a66f 17431 } else if (tg3_flag(tp, 5705_PLUS)) {
fdfec172
MC		 17432 tp->bufmgr_config.mbuf_read_dma_low_water =
17433 DEFAULT_MB_RDMA_LOW_WATER_5705;
17434 tp->bufmgr_config.mbuf_mac_rx_low_water =
17435 DEFAULT_MB_MACRX_LOW_WATER_5705;
17436 tp->bufmgr_config.mbuf_high_water =
17437 DEFAULT_MB_HIGH_WATER_5705;
4153577a 17438 if (tg3_asic_rev(tp) == ASIC_REV_5906) {
b5d3772c
MC		 17439 tp->bufmgr_config.mbuf_mac_rx_low_water =
17440 DEFAULT_MB_MACRX_LOW_WATER_5906;
17441 tp->bufmgr_config.mbuf_high_water =
17442 DEFAULT_MB_HIGH_WATER_5906;
17443 }
fdfec172
MC		 17444
17445 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
17446 DEFAULT_MB_RDMA_LOW_WATER_JUMBO_5780;
17447 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
17448 DEFAULT_MB_MACRX_LOW_WATER_JUMBO_5780;
17449 tp->bufmgr_config.mbuf_high_water_jumbo =
17450 DEFAULT_MB_HIGH_WATER_JUMBO_5780;
17451 } else {
17452 tp->bufmgr_config.mbuf_read_dma_low_water =
17453 DEFAULT_MB_RDMA_LOW_WATER;
17454 tp->bufmgr_config.mbuf_mac_rx_low_water =
17455 DEFAULT_MB_MACRX_LOW_WATER;
17456 tp->bufmgr_config.mbuf_high_water =
17457 DEFAULT_MB_HIGH_WATER;
17458
17459 tp->bufmgr_config.mbuf_read_dma_low_water_jumbo =
17460 DEFAULT_MB_RDMA_LOW_WATER_JUMBO;
17461 tp->bufmgr_config.mbuf_mac_rx_low_water_jumbo =
17462 DEFAULT_MB_MACRX_LOW_WATER_JUMBO;
17463 tp->bufmgr_config.mbuf_high_water_jumbo =
17464 DEFAULT_MB_HIGH_WATER_JUMBO;
17465 }
1da177e4
LT		 17466
17467 tp->bufmgr_config.dma_low_water = DEFAULT_DMA_LOW_WATER;
17468 tp->bufmgr_config.dma_high_water = DEFAULT_DMA_HIGH_WATER;
17469}
17470
229b1ad1 17471static char *tg3_phy_string(struct tg3 *tp)
1da177e4 17472{
79eb6904
MC		 17473 switch (tp->phy_id & TG3_PHY_ID_MASK) {
17474 case TG3_PHY_ID_BCM5400: return "5400";
17475 case TG3_PHY_ID_BCM5401: return "5401";
17476 case TG3_PHY_ID_BCM5411: return "5411";
17477 case TG3_PHY_ID_BCM5701: return "5701";
17478 case TG3_PHY_ID_BCM5703: return "5703";
17479 case TG3_PHY_ID_BCM5704: return "5704";
17480 case TG3_PHY_ID_BCM5705: return "5705";
17481 case TG3_PHY_ID_BCM5750: return "5750";
17482 case TG3_PHY_ID_BCM5752: return "5752";
17483 case TG3_PHY_ID_BCM5714: return "5714";
17484 case TG3_PHY_ID_BCM5780: return "5780";
17485 case TG3_PHY_ID_BCM5755: return "5755";
17486 case TG3_PHY_ID_BCM5787: return "5787";
17487 case TG3_PHY_ID_BCM5784: return "5784";
17488 case TG3_PHY_ID_BCM5756: return "5722/5756";
17489 case TG3_PHY_ID_BCM5906: return "5906";
17490 case TG3_PHY_ID_BCM5761: return "5761";
17491 case TG3_PHY_ID_BCM5718C: return "5718C";
17492 case TG3_PHY_ID_BCM5718S: return "5718S";
17493 case TG3_PHY_ID_BCM57765: return "57765";
302b500b 17494 case TG3_PHY_ID_BCM5719C: return "5719C";
6418f2c1 17495 case TG3_PHY_ID_BCM5720C: return "5720C";
c65a17f4 17496 case TG3_PHY_ID_BCM5762: return "5762C";
79eb6904 17497 case TG3_PHY_ID_BCM8002: return "8002/serdes";
1da177e4
LT		 17498 case 0: return "serdes";
17499 default: return "unknown";
855e1111 17500 }
1da177e4
LT		 17501}
17502
229b1ad1 17503static char *tg3_bus_string(struct tg3 *tp, char *str)
f9804ddb 17504{
63c3a66f 17505 if (tg3_flag(tp, PCI_EXPRESS)) {
f9804ddb
MC		 17506 strcpy(str, "PCI Express");
17507 return str;
63c3a66f 17508 } else if (tg3_flag(tp, PCIX_MODE)) {
f9804ddb
MC		 17509 u32 clock_ctrl = tr32(TG3PCI_CLOCK_CTRL) & 0x1f;
17510
17511 strcpy(str, "PCIX:");
17512
17513 if ((clock_ctrl == 7) ||
17514 ((tr32(GRC_MISC_CFG) & GRC_MISC_CFG_BOARD_ID_MASK) ==
17515 GRC_MISC_CFG_BOARD_ID_5704CIOBE))
17516 strcat(str, "133MHz");
17517 else if (clock_ctrl == 0)
17518 strcat(str, "33MHz");
17519 else if (clock_ctrl == 2)
17520 strcat(str, "50MHz");
17521 else if (clock_ctrl == 4)
17522 strcat(str, "66MHz");
17523 else if (clock_ctrl == 6)
17524 strcat(str, "100MHz");
f9804ddb
MC		 17525 } else {
17526 strcpy(str, "PCI:");
63c3a66f 17527 if (tg3_flag(tp, PCI_HIGH_SPEED))
f9804ddb
MC		 17528 strcat(str, "66MHz");
17529 else
17530 strcat(str, "33MHz");
17531 }
63c3a66f 17532 if (tg3_flag(tp, PCI_32BIT))
f9804ddb
MC		 17533 strcat(str, ":32-bit");
17534 else
17535 strcat(str, ":64-bit");
17536 return str;
17537}
17538
229b1ad1 17539static void tg3_init_coal(struct tg3 *tp)
15f9850d
DM		 17540{
17541 struct ethtool_coalesce *ec = &tp->coal;
17542
17543 memset(ec, 0, sizeof(*ec));
17544 ec->cmd = ETHTOOL_GCOALESCE;
17545 ec->rx_coalesce_usecs = LOW_RXCOL_TICKS;
17546 ec->tx_coalesce_usecs = LOW_TXCOL_TICKS;
17547 ec->rx_max_coalesced_frames = LOW_RXMAX_FRAMES;
17548 ec->tx_max_coalesced_frames = LOW_TXMAX_FRAMES;
17549 ec->rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT;
17550 ec->tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT;
17551 ec->rx_max_coalesced_frames_irq = DEFAULT_RXCOAL_MAXF_INT;
17552 ec->tx_max_coalesced_frames_irq = DEFAULT_TXCOAL_MAXF_INT;
17553 ec->stats_block_coalesce_usecs = DEFAULT_STAT_COAL_TICKS;
17554
17555 if (tp->coalesce_mode & (HOSTCC_MODE_CLRTICK_RXBD |
17556 HOSTCC_MODE_CLRTICK_TXBD)) {
17557 ec->rx_coalesce_usecs = LOW_RXCOL_TICKS_CLRTCKS;
17558 ec->rx_coalesce_usecs_irq = DEFAULT_RXCOAL_TICK_INT_CLRTCKS;
17559 ec->tx_coalesce_usecs = LOW_TXCOL_TICKS_CLRTCKS;
17560 ec->tx_coalesce_usecs_irq = DEFAULT_TXCOAL_TICK_INT_CLRTCKS;
17561 }
d244c892 17562
63c3a66f 17563 if (tg3_flag(tp, 5705_PLUS)) {
d244c892
MC		 17564 ec->rx_coalesce_usecs_irq = 0;
17565 ec->tx_coalesce_usecs_irq = 0;
17566 ec->stats_block_coalesce_usecs = 0;
17567 }
15f9850d
DM		 17568}
17569
229b1ad1 17570static int tg3_init_one(struct pci_dev *pdev,
1da177e4
LT		 17571 const struct pci_device_id *ent)
17572{
1da177e4
LT		 17573 struct net_device *dev;
17574 struct tg3 *tp;
5865fc1b 17575 int i, err;
646c9edd 17576 u32 sndmbx, rcvmbx, intmbx;
f9804ddb 17577 char str[40];
72f2afb8 17578 u64 dma_mask, persist_dma_mask;
c8f44aff 17579 netdev_features_t features = 0;
1da177e4 17580
05dbe005 17581 printk_once(KERN_INFO "%s\n", version);
1da177e4
LT		 17582
17583 err = pci_enable_device(pdev);
17584 if (err) {
2445e461 17585 dev_err(&pdev->dev, "Cannot enable PCI device, aborting\n");
1da177e4
LT		 17586 return err;
17587 }
17588
1da177e4
LT		 17589 err = pci_request_regions(pdev, DRV_MODULE_NAME);
17590 if (err) {
2445e461 17591 dev_err(&pdev->dev, "Cannot obtain PCI resources, aborting\n");
1da177e4
LT		 17592 goto err_out_disable_pdev;
17593 }
17594
17595 pci_set_master(pdev);
17596
fe5f5787 17597 dev = alloc_etherdev_mq(sizeof(*tp), TG3_IRQ_MAX_VECS);
1da177e4 17598 if (!dev) {
1da177e4 17599 err = -ENOMEM;
5865fc1b 17600 goto err_out_free_res;
1da177e4
LT		 17601 }
17602
1da177e4
LT		 17603 SET_NETDEV_DEV(dev, &pdev->dev);
17604
1da177e4
LT		 17605 tp = netdev_priv(dev);
17606 tp->pdev = pdev;
17607 tp->dev = dev;
1da177e4
LT		 17608 tp->rx_mode = TG3_DEF_RX_MODE;
17609 tp->tx_mode = TG3_DEF_TX_MODE;
9c13cb8b 17610 tp->irq_sync = 1;
0486a063 17611 tp->pcierr_recovery = false;
8ef21428 17612
1da177e4
LT		 17613 if (tg3_debug > 0)
17614 tp->msg_enable = tg3_debug;
17615 else
17616 tp->msg_enable = TG3_DEF_MSG_ENABLE;
17617
7e6c63f0
HM		 17618 if (pdev_is_ssb_gige_core(pdev)) {
17619 tg3_flag_set(tp, IS_SSB_CORE);
17620 if (ssb_gige_must_flush_posted_writes(pdev))
17621 tg3_flag_set(tp, FLUSH_POSTED_WRITES);
17622 if (ssb_gige_one_dma_at_once(pdev))
17623 tg3_flag_set(tp, ONE_DMA_AT_ONCE);
ee002b64
HM		 17624 if (ssb_gige_have_roboswitch(pdev)) {
17625 tg3_flag_set(tp, USE_PHYLIB);
7e6c63f0 17626 tg3_flag_set(tp, ROBOSWITCH);
ee002b64 17627 }
7e6c63f0
HM		 17628 if (ssb_gige_is_rgmii(pdev))
17629 tg3_flag_set(tp, RGMII_MODE);
17630 }
17631
1da177e4
LT		 17632 /* The word/byte swap controls here control register access byte
17633 * swapping. DMA data byte swapping is controlled in the GRC_MODE
17634 * setting below.
17635 */
17636 tp->misc_host_ctrl =
17637 MISC_HOST_CTRL_MASK_PCI_INT |
17638 MISC_HOST_CTRL_WORD_SWAP |
17639 MISC_HOST_CTRL_INDIR_ACCESS |
17640 MISC_HOST_CTRL_PCISTATE_RW;
17641
17642 /* The NONFRM (non-frame) byte/word swap controls take effect
17643 * on descriptor entries, anything which isn't packet data.
17644 *
17645 * The StrongARM chips on the board (one for tx, one for rx)
17646 * are running in big-endian mode.
17647 */
17648 tp->grc_mode = (GRC_MODE_WSWAP_DATA | GRC_MODE_BSWAP_DATA |
17649 GRC_MODE_WSWAP_NONFRM_DATA);
17650#ifdef __BIG_ENDIAN
17651 tp->grc_mode |= GRC_MODE_BSWAP_NONFRM_DATA;
17652#endif
17653 spin_lock_init(&tp->lock);
1da177e4 17654 spin_lock_init(&tp->indirect_lock);
c4028958 17655 INIT_WORK(&tp->reset_task, tg3_reset_task);
1da177e4 17656
d5fe488a 17657 tp->regs = pci_ioremap_bar(pdev, BAR_0);
ab0049b4 17658 if (!tp->regs) {
ab96b241 17659 dev_err(&pdev->dev, "Cannot map device registers, aborting\n");
1da177e4
LT		 17660 err = -ENOMEM;
17661 goto err_out_free_dev;
17662 }
17663
c9cab24e
MC		 17664 if (tp->pdev->device == PCI_DEVICE_ID_TIGON3_5761 ||
17665 tp->pdev->device == PCI_DEVICE_ID_TIGON3_5761E ||
17666 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5761S ||
17667 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5761SE ||
17668 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717 ||
79d49695 17669 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5717_C ||
c9cab24e
MC		 17670 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5718 ||
17671 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5719 ||
c65a17f4 17672 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5720 ||
68273712
NS		 17673 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57767 ||
17674 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57764 ||
c65a17f4
MC		 17675 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5762 ||
17676 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5725 ||
68273712
NS		 17677 tp->pdev->device == TG3PCI_DEVICE_TIGON3_5727 ||
17678 tp->pdev->device == TG3PCI_DEVICE_TIGON3_57787) {
c9cab24e
MC		 17679 tg3_flag_set(tp, ENABLE_APE);
17680 tp->aperegs = pci_ioremap_bar(pdev, BAR_2);
17681 if (!tp->aperegs) {
17682 dev_err(&pdev->dev,
17683 "Cannot map APE registers, aborting\n");
17684 err = -ENOMEM;
17685 goto err_out_iounmap;
17686 }
17687 }
17688
1da177e4
LT		 17689 tp->rx_pending = TG3_DEF_RX_RING_PENDING;
17690 tp->rx_jumbo_pending = TG3_DEF_RX_JUMBO_RING_PENDING;
1da177e4 17691
1da177e4 17692 dev->ethtool_ops = &tg3_ethtool_ops;
1da177e4 17693 dev->watchdog_timeo = TG3_TX_TIMEOUT;
2ffcc981 17694 dev->netdev_ops = &tg3_netdev_ops;
1da177e4 17695 dev->irq = pdev->irq;
1da177e4 17696
3d567e0e 17697 err = tg3_get_invariants(tp, ent);
1da177e4 17698 if (err) {
ab96b241
MC		 17699 dev_err(&pdev->dev,
17700 "Problem fetching invariants of chip, aborting\n");
c9cab24e 17701 goto err_out_apeunmap;
1da177e4
LT		 17702 }
17703
4a29cc2e
MC		 17704 /* The EPB bridge inside 5714, 5715, and 5780 and any
17705 * device behind the EPB cannot support DMA addresses > 40-bit.
72f2afb8
MC		 17706 * On 64-bit systems with IOMMU, use 40-bit dma_mask.
17707 * On 64-bit systems without IOMMU, use 64-bit dma_mask and
17708 * do DMA address check in tg3_start_xmit().
17709 */
63c3a66f 17710 if (tg3_flag(tp, IS_5788))
284901a9 17711 persist_dma_mask = dma_mask = DMA_BIT_MASK(32);
63c3a66f 17712 else if (tg3_flag(tp, 40BIT_DMA_BUG)) {
50cf156a 17713 persist_dma_mask = dma_mask = DMA_BIT_MASK(40);
72f2afb8 17714#ifdef CONFIG_HIGHMEM
6a35528a 17715 dma_mask = DMA_BIT_MASK(64);
72f2afb8 17716#endif
4a29cc2e 17717 } else
6a35528a 17718 persist_dma_mask = dma_mask = DMA_BIT_MASK(64);
72f2afb8
MC		 17719
17720 /* Configure DMA attributes. */
284901a9 17721 if (dma_mask > DMA_BIT_MASK(32)) {
72f2afb8
MC		 17722 err = pci_set_dma_mask(pdev, dma_mask);
17723 if (!err) {
0da0606f 17724 features |= NETIF_F_HIGHDMA;
72f2afb8
MC		 17725 err = pci_set_consistent_dma_mask(pdev,
17726 persist_dma_mask);
17727 if (err < 0) {
ab96b241
MC		 17728 dev_err(&pdev->dev, "Unable to obtain 64 bit "
17729 "DMA for consistent allocations\n");
c9cab24e 17730 goto err_out_apeunmap;
72f2afb8
MC		 17731 }
17732 }
17733 }
284901a9
YH		 17734 if (err || dma_mask == DMA_BIT_MASK(32)) {
17735 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
72f2afb8 17736 if (err) {
ab96b241
MC		 17737 dev_err(&pdev->dev,
17738 "No usable DMA configuration, aborting\n");
c9cab24e 17739 goto err_out_apeunmap;
72f2afb8
MC		 17740 }
17741 }
17742
fdfec172 17743 tg3_init_bufmgr_config(tp);
1da177e4 17744
0da0606f
MC		 17745 /* 5700 B0 chips do not support checksumming correctly due
17746 * to hardware bugs.
17747 */
4153577a 17748 if (tg3_chip_rev_id(tp) != CHIPREV_ID_5700_B0) {
0da0606f
MC		 17749 features |= NETIF_F_SG | NETIF_F_IP_CSUM | NETIF_F_RXCSUM;
17750
17751 if (tg3_flag(tp, 5755_PLUS))
17752 features |= NETIF_F_IPV6_CSUM;
17753 }
17754
4e3a7aaa
MC		 17755 /* TSO is on by default on chips that support hardware TSO.
17756 * Firmware TSO on older chips gives lower performance, so it
17757 * is off by default, but can be enabled using ethtool.
17758 */
63c3a66f
JP		 17759 if ((tg3_flag(tp, HW_TSO_1) ||
17760 tg3_flag(tp, HW_TSO_2) ||
17761 tg3_flag(tp, HW_TSO_3)) &&
0da0606f
MC		 17762 (features & NETIF_F_IP_CSUM))
17763 features |= NETIF_F_TSO;
63c3a66f 17764 if (tg3_flag(tp, HW_TSO_2) || tg3_flag(tp, HW_TSO_3)) {
0da0606f
MC		 17765 if (features & NETIF_F_IPV6_CSUM)
17766 features |= NETIF_F_TSO6;
63c3a66f 17767 if (tg3_flag(tp, HW_TSO_3) ||
4153577a
JP		 17768 tg3_asic_rev(tp) == ASIC_REV_5761 ||
17769 (tg3_asic_rev(tp) == ASIC_REV_5784 &&
17770 tg3_chip_rev(tp) != CHIPREV_5784_AX) ||
17771 tg3_asic_rev(tp) == ASIC_REV_5785 ||
17772 tg3_asic_rev(tp) == ASIC_REV_57780)
0da0606f 17773 features |= NETIF_F_TSO_ECN;
b0026624 17774 }
1da177e4 17775
51dfe7b9
VY		 17776 dev->features |= features | NETIF_F_HW_VLAN_CTAG_TX |
17777 NETIF_F_HW_VLAN_CTAG_RX;
d542fe27
MC		 17778 dev->vlan_features |= features;
17779
06c03c02
MB		 17780 /*
17781 * Add loopback capability only for a subset of devices that support
17782 * MAC-LOOPBACK. Eventually this need to be enhanced to allow INT-PHY
17783 * loopback for the remaining devices.
17784 */
4153577a 17785 if (tg3_asic_rev(tp) != ASIC_REV_5780 &&
06c03c02
MB		 17786 !tg3_flag(tp, CPMU_PRESENT))
17787 /* Add the loopback capability */
0da0606f
MC		 17788 features |= NETIF_F_LOOPBACK;
17789
0da0606f 17790 dev->hw_features |= features;
e565eec3 17791 dev->priv_flags |= IFF_UNICAST_FLT;
06c03c02 17792
4153577a 17793 if (tg3_chip_rev_id(tp) == CHIPREV_ID_5705_A1 &&
63c3a66f 17794 !tg3_flag(tp, TSO_CAPABLE) &&
1da177e4 17795 !(tr32(TG3PCI_PCISTATE) & PCISTATE_BUS_SPEED_HIGH)) {
63c3a66f 17796 tg3_flag_set(tp, MAX_RXPEND_64);
1da177e4
LT		 17797 tp->rx_pending = 63;
17798 }
17799
1da177e4
LT		 17800 err = tg3_get_device_address(tp);
17801 if (err) {
ab96b241
MC		 17802 dev_err(&pdev->dev,
17803 "Could not obtain valid ethernet address, aborting\n");
c9cab24e 17804 goto err_out_apeunmap;
c88864df
MC		 17805 }
17806
78f90dcf
MC		 17807 intmbx = MAILBOX_INTERRUPT_0 + TG3_64BIT_REG_LOW;
17808 rcvmbx = MAILBOX_RCVRET_CON_IDX_0 + TG3_64BIT_REG_LOW;
17809 sndmbx = MAILBOX_SNDHOST_PROD_IDX_0 + TG3_64BIT_REG_LOW;
6fd45cb8 17810 for (i = 0; i < tp->irq_max; i++) {
78f90dcf
MC		 17811 struct tg3_napi *tnapi = &tp->napi[i];
17812
17813 tnapi->tp = tp;
17814 tnapi->tx_pending = TG3_DEF_TX_RING_PENDING;
17815
17816 tnapi->int_mbox = intmbx;
93a700a9 17817 if (i <= 4)
78f90dcf
MC		 17818 intmbx += 0x8;
17819 else
17820 intmbx += 0x4;
17821
17822 tnapi->consmbox = rcvmbx;
17823 tnapi->prodmbox = sndmbx;
17824
66cfd1bd 17825 if (i)
78f90dcf 17826 tnapi->coal_now = HOSTCC_MODE_COAL_VEC1_NOW << (i - 1);
66cfd1bd 17827 else
78f90dcf 17828 tnapi->coal_now = HOSTCC_MODE_NOW;
78f90dcf 17829
63c3a66f 17830 if (!tg3_flag(tp, SUPPORT_MSIX))
78f90dcf
MC		 17831 break;
17832
17833 /*
17834 * If we support MSIX, we'll be using RSS. If we're using
17835 * RSS, the first vector only handles link interrupts and the
17836 * remaining vectors handle rx and tx interrupts. Reuse the
17837 * mailbox values for the next iteration. The values we setup
17838 * above are still useful for the single vectored mode.
17839 */
17840 if (!i)
17841 continue;
17842
17843 rcvmbx += 0x8;
17844
17845 if (sndmbx & 0x4)
17846 sndmbx -= 0x4;
17847 else
17848 sndmbx += 0xc;
17849 }
17850
05b0aa57
PS		 17851 /*
17852 * Reset chip in case UNDI or EFI driver did not shutdown
17853 * DMA self test will enable WDMAC and we'll see (spurious)
17854 * pending DMA on the PCI bus at that point.
17855 */
17856 if ((tr32(HOSTCC_MODE) & HOSTCC_MODE_ENABLE) ||
17857 (tr32(WDMAC_MODE) & WDMAC_MODE_ENABLE)) {
d0af71a3 17858 tg3_full_lock(tp, 0);
05b0aa57
PS		 17859 tw32(MEMARB_MODE, MEMARB_MODE_ENABLE);
17860 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
d0af71a3 17861 tg3_full_unlock(tp);
05b0aa57
PS		 17862 }
17863
17864 err = tg3_test_dma(tp);
17865 if (err) {
17866 dev_err(&pdev->dev, "DMA engine test failed, aborting\n");
17867 goto err_out_apeunmap;
17868 }
17869
15f9850d
DM		 17870 tg3_init_coal(tp);
17871
c49a1561
MC		 17872 pci_set_drvdata(pdev, dev);
17873
4153577a
JP		 17874 if (tg3_asic_rev(tp) == ASIC_REV_5719 ||
17875 tg3_asic_rev(tp) == ASIC_REV_5720 ||
17876 tg3_asic_rev(tp) == ASIC_REV_5762)
fb4ce8ad
MC		 17877 tg3_flag_set(tp, PTP_CAPABLE);
17878
21f7638e
MC		 17879 tg3_timer_init(tp);
17880
402e1398
MC		 17881 tg3_carrier_off(tp);
17882
1da177e4
LT		 17883 err = register_netdev(dev);
17884 if (err) {
ab96b241 17885 dev_err(&pdev->dev, "Cannot register net device, aborting\n");
0d3031d9 17886 goto err_out_apeunmap;
1da177e4
LT		 17887 }
17888
20d14a5d
IV		 17889 if (tg3_flag(tp, PTP_CAPABLE)) {
17890 tg3_ptp_init(tp);
17891 tp->ptp_clock = ptp_clock_register(&tp->ptp_info,
17892 &tp->pdev->dev);
17893 if (IS_ERR(tp->ptp_clock))
17894 tp->ptp_clock = NULL;
17895 }
17896
05dbe005
JP		 17897 netdev_info(dev, "Tigon3 [partno(%s) rev %04x] (%s) MAC address %pM\n",
17898 tp->board_part_number,
4153577a 17899 tg3_chip_rev_id(tp),
05dbe005
JP		 17900 tg3_bus_string(tp, str),
17901 dev->dev_addr);
1da177e4 17902
f07e9af3 17903 if (tp->phy_flags & TG3_PHYFLG_IS_CONNECTED) {
3f0e3ad7 17904 struct phy_device *phydev;
ead2402c 17905 phydev = tp->mdio_bus->phy_map[tp->phy_addr];
5129c3a3
MC		 17906 netdev_info(dev,
17907 "attached PHY driver [%s] (mii_bus:phy_addr=%s)\n",
05dbe005 17908 phydev->drv->name, dev_name(&phydev->dev));
f07e9af3
MC		 17909 } else {
17910 char *ethtype;
17911
17912 if (tp->phy_flags & TG3_PHYFLG_10_100_ONLY)
17913 ethtype = "10/100Base-TX";
17914 else if (tp->phy_flags & TG3_PHYFLG_ANY_SERDES)
17915 ethtype = "1000Base-SX";
17916 else
17917 ethtype = "10/100/1000Base-T";
17918
5129c3a3 17919 netdev_info(dev, "attached PHY is %s (%s Ethernet) "
47007831
MC		 17920 "(WireSpeed[%d], EEE[%d])\n",
17921 tg3_phy_string(tp), ethtype,
17922 (tp->phy_flags & TG3_PHYFLG_NO_ETH_WIRE_SPEED) == 0,
17923 (tp->phy_flags & TG3_PHYFLG_EEE_CAP) != 0);
f07e9af3 17924 }
05dbe005
JP		 17925
17926 netdev_info(dev, "RXcsums[%d] LinkChgREG[%d] MIirq[%d] ASF[%d] TSOcap[%d]\n",
dc668910 17927 (dev->features & NETIF_F_RXCSUM) != 0,
63c3a66f 17928 tg3_flag(tp, USE_LINKCHG_REG) != 0,
f07e9af3 17929 (tp->phy_flags & TG3_PHYFLG_USE_MI_INTERRUPT) != 0,
63c3a66f
JP		 17930 tg3_flag(tp, ENABLE_ASF) != 0,
17931 tg3_flag(tp, TSO_CAPABLE) != 0);
05dbe005
JP		 17932 netdev_info(dev, "dma_rwctrl[%08x] dma_mask[%d-bit]\n",
17933 tp->dma_rwctrl,
17934 pdev->dma_mask == DMA_BIT_MASK(32) ? 32 :
17935 ((u64)pdev->dma_mask) == DMA_BIT_MASK(40) ? 40 : 64);
1da177e4 17936
b45aa2f6
MC		 17937 pci_save_state(pdev);
17938
1da177e4
LT		 17939 return 0;
17940
0d3031d9
MC		 17941err_out_apeunmap:
17942 if (tp->aperegs) {
17943 iounmap(tp->aperegs);
17944 tp->aperegs = NULL;
17945 }
17946
1da177e4 17947err_out_iounmap:
6892914f
MC		 17948 if (tp->regs) {
17949 iounmap(tp->regs);
22abe310 17950 tp->regs = NULL;
6892914f 17951 }
1da177e4
LT		 17952
17953err_out_free_dev:
17954 free_netdev(dev);
17955
17956err_out_free_res:
17957 pci_release_regions(pdev);
17958
17959err_out_disable_pdev:
c80dc13d
GS		 17960 if (pci_is_enabled(pdev))
17961 pci_disable_device(pdev);
1da177e4
LT		 17962 return err;
17963}
17964
229b1ad1 17965static void tg3_remove_one(struct pci_dev *pdev)
1da177e4
LT		 17966{
17967 struct net_device *dev = pci_get_drvdata(pdev);
17968
17969 if (dev) {
17970 struct tg3 *tp = netdev_priv(dev);
17971
20d14a5d
IV		 17972 tg3_ptp_fini(tp);
17973
e3c5530b 17974 release_firmware(tp->fw);
077f849d 17975
db219973 17976 tg3_reset_task_cancel(tp);
158d7abd 17977
e730c823 17978 if (tg3_flag(tp, USE_PHYLIB)) {
b02fd9e3 17979 tg3_phy_fini(tp);
158d7abd 17980 tg3_mdio_fini(tp);
b02fd9e3 17981 }
158d7abd 17982
1da177e4 17983 unregister_netdev(dev);
0d3031d9
MC		 17984 if (tp->aperegs) {
17985 iounmap(tp->aperegs);
17986 tp->aperegs = NULL;
17987 }
6892914f
MC		 17988 if (tp->regs) {
17989 iounmap(tp->regs);
22abe310 17990 tp->regs = NULL;
6892914f 17991 }
1da177e4
LT		 17992 free_netdev(dev);
17993 pci_release_regions(pdev);
17994 pci_disable_device(pdev);
1da177e4
LT		 17995 }
17996}
17997
aa6027ca 17998#ifdef CONFIG_PM_SLEEP
c866b7ea 17999static int tg3_suspend(struct device *device)
1da177e4 18000{
c866b7ea 18001 struct pci_dev *pdev = to_pci_dev(device);
1da177e4
LT		 18002 struct net_device *dev = pci_get_drvdata(pdev);
18003 struct tg3 *tp = netdev_priv(dev);
8496e85c
RW		 18004 int err = 0;
18005
18006 rtnl_lock();
1da177e4
LT		 18007
18008 if (!netif_running(dev))
8496e85c 18009 goto unlock;
1da177e4 18010
db219973 18011 tg3_reset_task_cancel(tp);
b02fd9e3 18012 tg3_phy_stop(tp);
1da177e4
LT		 18013 tg3_netif_stop(tp);
18014
21f7638e 18015 tg3_timer_stop(tp);
1da177e4 18016
f47c11ee 18017 tg3_full_lock(tp, 1);
1da177e4 18018 tg3_disable_ints(tp);
f47c11ee 18019 tg3_full_unlock(tp);
1da177e4
LT		 18020
18021 netif_device_detach(dev);
18022
f47c11ee 18023 tg3_full_lock(tp, 0);
944d980e 18024 tg3_halt(tp, RESET_KIND_SHUTDOWN, 1);
63c3a66f 18025 tg3_flag_clear(tp, INIT_COMPLETE);
f47c11ee 18026 tg3_full_unlock(tp);
1da177e4 18027
c866b7ea 18028 err = tg3_power_down_prepare(tp);
1da177e4 18029 if (err) {
b02fd9e3
MC		 18030 int err2;
18031
f47c11ee 18032 tg3_full_lock(tp, 0);
1da177e4 18033
63c3a66f 18034 tg3_flag_set(tp, INIT_COMPLETE);
953c96e0 18035 err2 = tg3_restart_hw(tp, true);
b02fd9e3 18036 if (err2)
b9ec6c1b 18037 goto out;
1da177e4 18038
21f7638e 18039 tg3_timer_start(tp);
1da177e4
LT		 18040
18041 netif_device_attach(dev);
18042 tg3_netif_start(tp);
18043
b9ec6c1b 18044out:
f47c11ee 18045 tg3_full_unlock(tp);
b02fd9e3
MC		 18046
18047 if (!err2)
18048 tg3_phy_start(tp);
1da177e4
LT		 18049 }
18050
8496e85c
RW		 18051unlock:
18052 rtnl_unlock();
1da177e4
LT		 18053 return err;
18054}
18055
c866b7ea 18056static int tg3_resume(struct device *device)
1da177e4 18057{
c866b7ea 18058 struct pci_dev *pdev = to_pci_dev(device);
1da177e4
LT		 18059 struct net_device *dev = pci_get_drvdata(pdev);
18060 struct tg3 *tp = netdev_priv(dev);
8496e85c
RW		 18061 int err = 0;
18062
18063 rtnl_lock();
1da177e4
LT		 18064
18065 if (!netif_running(dev))
8496e85c 18066 goto unlock;
1da177e4 18067
1da177e4
LT		 18068 netif_device_attach(dev);
18069
f47c11ee 18070 tg3_full_lock(tp, 0);
1da177e4 18071
2e460fc0
NS		 18072 tg3_ape_driver_state_change(tp, RESET_KIND_INIT);
18073
63c3a66f 18074 tg3_flag_set(tp, INIT_COMPLETE);
942d1af0
NS		 18075 err = tg3_restart_hw(tp,
18076 !(tp->phy_flags & TG3_PHYFLG_KEEP_LINK_ON_PWRDN));
b9ec6c1b
MC		 18077 if (err)
18078 goto out;
1da177e4 18079
21f7638e 18080 tg3_timer_start(tp);
1da177e4 18081
1da177e4
LT		 18082 tg3_netif_start(tp);
18083
b9ec6c1b 18084out:
f47c11ee 18085 tg3_full_unlock(tp);
1da177e4 18086
b02fd9e3
MC		 18087 if (!err)
18088 tg3_phy_start(tp);
18089
8496e85c
RW		 18090unlock:
18091 rtnl_unlock();
b9ec6c1b 18092 return err;
1da177e4 18093}
42df36a6 18094#endif /* CONFIG_PM_SLEEP */
1da177e4 18095
c866b7ea
RW		 18096static SIMPLE_DEV_PM_OPS(tg3_pm_ops, tg3_suspend, tg3_resume);
18097
4c305fa2
NS		 18098static void tg3_shutdown(struct pci_dev *pdev)
18099{
18100 struct net_device *dev = pci_get_drvdata(pdev);
18101 struct tg3 *tp = netdev_priv(dev);
18102
18103 rtnl_lock();
18104 netif_device_detach(dev);
18105
18106 if (netif_running(dev))
18107 dev_close(dev);
18108
18109 if (system_state == SYSTEM_POWER_OFF)
18110 tg3_power_down(tp);
18111
18112 rtnl_unlock();
18113}
18114
b45aa2f6
MC		 18115/**
18116 * tg3_io_error_detected - called when PCI error is detected
18117 * @pdev: Pointer to PCI device
18118 * @state: The current pci connection state
18119 *
18120 * This function is called after a PCI bus error affecting
18121 * this device has been detected.
18122 */
18123static pci_ers_result_t tg3_io_error_detected(struct pci_dev *pdev,
18124 pci_channel_state_t state)
18125{
18126 struct net_device *netdev = pci_get_drvdata(pdev);
18127 struct tg3 *tp = netdev_priv(netdev);
18128 pci_ers_result_t err = PCI_ERS_RESULT_NEED_RESET;
18129
18130 netdev_info(netdev, "PCI I/O error detected\n");
18131
18132 rtnl_lock();
18133
0486a063
IV		 18134 tp->pcierr_recovery = true;
18135
d8af4dfd
GS		 18136 /* We probably don't have netdev yet */
18137 if (!netdev || !netif_running(netdev))
b45aa2f6
MC		 18138 goto done;
18139
18140 tg3_phy_stop(tp);
18141
18142 tg3_netif_stop(tp);
18143
21f7638e 18144 tg3_timer_stop(tp);
b45aa2f6
MC		 18145
18146 /* Want to make sure that the reset task doesn't run */
db219973 18147 tg3_reset_task_cancel(tp);
b45aa2f6
MC		 18148
18149 netif_device_detach(netdev);
18150
18151 /* Clean up software state, even if MMIO is blocked */
18152 tg3_full_lock(tp, 0);
18153 tg3_halt(tp, RESET_KIND_SHUTDOWN, 0);
18154 tg3_full_unlock(tp);
18155
18156done:
72bb72b0 18157 if (state == pci_channel_io_perm_failure) {
68293099
DB		 18158 if (netdev) {
18159 tg3_napi_enable(tp);
18160 dev_close(netdev);
18161 }
b45aa2f6 18162 err = PCI_ERS_RESULT_DISCONNECT;
72bb72b0 18163 } else {
b45aa2f6 18164 pci_disable_device(pdev);
72bb72b0 18165 }
b45aa2f6
MC		 18166
18167 rtnl_unlock();
18168
18169 return err;
18170}
18171
18172/**
18173 * tg3_io_slot_reset - called after the pci bus has been reset.
18174 * @pdev: Pointer to PCI device
18175 *
18176 * Restart the card from scratch, as if from a cold-boot.
18177 * At this point, the card has exprienced a hard reset,
18178 * followed by fixups by BIOS, and has its config space
18179 * set up identically to what it was at cold boot.
18180 */
18181static pci_ers_result_t tg3_io_slot_reset(struct pci_dev *pdev)
18182{
18183 struct net_device *netdev = pci_get_drvdata(pdev);
18184 struct tg3 *tp = netdev_priv(netdev);
18185 pci_ers_result_t rc = PCI_ERS_RESULT_DISCONNECT;
18186 int err;
18187
18188 rtnl_lock();
18189
18190 if (pci_enable_device(pdev)) {
68293099
DB		 18191 dev_err(&pdev->dev,
18192 "Cannot re-enable PCI device after reset.\n");
b45aa2f6
MC		 18193 goto done;
18194 }
18195
18196 pci_set_master(pdev);
18197 pci_restore_state(pdev);
18198 pci_save_state(pdev);
18199
68293099 18200 if (!netdev || !netif_running(netdev)) {
b45aa2f6
MC		 18201 rc = PCI_ERS_RESULT_RECOVERED;
18202 goto done;
18203 }
18204
18205 err = tg3_power_up(tp);
bed9829f 18206 if (err)
b45aa2f6 18207 goto done;
b45aa2f6
MC		 18208
18209 rc = PCI_ERS_RESULT_RECOVERED;
18210
18211done:
68293099 18212 if (rc != PCI_ERS_RESULT_RECOVERED && netdev && netif_running(netdev)) {
72bb72b0
MC		 18213 tg3_napi_enable(tp);
18214 dev_close(netdev);
18215 }
b45aa2f6
MC		 18216 rtnl_unlock();
18217
18218 return rc;
18219}
18220
18221/**
18222 * tg3_io_resume - called when traffic can start flowing again.
18223 * @pdev: Pointer to PCI device
18224 *
18225 * This callback is called when the error recovery driver tells
18226 * us that its OK to resume normal operation.
18227 */
18228static void tg3_io_resume(struct pci_dev *pdev)
18229{
18230 struct net_device *netdev = pci_get_drvdata(pdev);
18231 struct tg3 *tp = netdev_priv(netdev);
18232 int err;
18233
18234 rtnl_lock();
18235
18236 if (!netif_running(netdev))
18237 goto done;
18238
18239 tg3_full_lock(tp, 0);
2e460fc0 18240 tg3_ape_driver_state_change(tp, RESET_KIND_INIT);
63c3a66f 18241 tg3_flag_set(tp, INIT_COMPLETE);
953c96e0 18242 err = tg3_restart_hw(tp, true);
b45aa2f6 18243 if (err) {
35763066 18244 tg3_full_unlock(tp);
b45aa2f6
MC		 18245 netdev_err(netdev, "Cannot restart hardware after reset.\n");
18246 goto done;
18247 }
18248
18249 netif_device_attach(netdev);
18250
21f7638e 18251 tg3_timer_start(tp);
b45aa2f6
MC		 18252
18253 tg3_netif_start(tp);
18254
35763066
NNS		 18255 tg3_full_unlock(tp);
18256
b45aa2f6
MC		 18257 tg3_phy_start(tp);
18258
18259done:
0486a063 18260 tp->pcierr_recovery = false;
b45aa2f6
MC		 18261 rtnl_unlock();
18262}
18263
3646f0e5 18264static const struct pci_error_handlers tg3_err_handler = {
b45aa2f6
MC		 18265 .error_detected = tg3_io_error_detected,
18266 .slot_reset = tg3_io_slot_reset,
18267 .resume = tg3_io_resume
18268};
18269
1da177e4
LT		 18270static struct pci_driver tg3_driver = {
18271 .name = DRV_MODULE_NAME,
18272 .id_table = tg3_pci_tbl,
18273 .probe = tg3_init_one,
229b1ad1 18274 .remove = tg3_remove_one,
b45aa2f6 18275 .err_handler = &tg3_err_handler,
42df36a6 18276 .driver.pm = &tg3_pm_ops,
4c305fa2 18277 .shutdown = tg3_shutdown,
1da177e4
LT		 18278};
18279
8dbb0dc2 18280module_pci_driver(tg3_driver);
Linux 6.x block layer and io_uring tree(s)