Commit | Line | Data |
---|---|---|
9f6c9258 DK |
1 | /* bnx2x_cmn.h: Broadcom Everest network driver. |
2 | * | |
247fa82b | 3 | * Copyright (c) 2007-2013 Broadcom Corporation |
9f6c9258 DK |
4 | * |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation. | |
8 | * | |
9 | * Maintained by: Eilon Greenstein <eilong@broadcom.com> | |
10 | * Written by: Eliezer Tamir | |
11 | * Based on code from Michael Chan's bnx2 driver | |
12 | * UDP CSUM errata workaround by Arik Gendelman | |
13 | * Slowpath and fastpath rework by Vladislav Zolotarov | |
14 | * Statistics and Link management by Yitchak Gertner | |
15 | * | |
16 | */ | |
17 | #ifndef BNX2X_CMN_H | |
18 | #define BNX2X_CMN_H | |
19 | ||
20 | #include <linux/types.h> | |
619c5cb6 | 21 | #include <linux/pci.h> |
9f6c9258 | 22 | #include <linux/netdevice.h> |
614c76df | 23 | #include <linux/etherdevice.h> |
9f6c9258 DK |
24 | |
25 | ||
26 | #include "bnx2x.h" | |
6411280a | 27 | #include "bnx2x_sriov.h" |
9f6c9258 | 28 | |
619c5cb6 VZ |
29 | /* This is used as a replacement for an MCP if it's not present */ |
30 | extern int load_count[2][3]; /* per-path: 0-common, 1-port0, 2-port1 */ | |
31 | ||
d6214d7a | 32 | extern int num_queues; |
0e8d2ec5 | 33 | extern int int_mode; |
9f6c9258 | 34 | |
b3b83c3f DK |
35 | /************************ Macros ********************************/ |
36 | #define BNX2X_PCI_FREE(x, y, size) \ | |
37 | do { \ | |
38 | if (x) { \ | |
39 | dma_free_coherent(&bp->pdev->dev, size, (void *)x, y); \ | |
40 | x = NULL; \ | |
41 | y = 0; \ | |
42 | } \ | |
43 | } while (0) | |
44 | ||
45 | #define BNX2X_FREE(x) \ | |
46 | do { \ | |
47 | if (x) { \ | |
48 | kfree((void *)x); \ | |
49 | x = NULL; \ | |
50 | } \ | |
51 | } while (0) | |
52 | ||
53 | #define BNX2X_PCI_ALLOC(x, y, size) \ | |
54 | do { \ | |
55 | x = dma_alloc_coherent(&bp->pdev->dev, size, y, GFP_KERNEL); \ | |
56 | if (x == NULL) \ | |
57 | goto alloc_mem_err; \ | |
58 | memset((void *)x, 0, size); \ | |
59 | } while (0) | |
60 | ||
61 | #define BNX2X_ALLOC(x, size) \ | |
62 | do { \ | |
63 | x = kzalloc(size, GFP_KERNEL); \ | |
64 | if (x == NULL) \ | |
65 | goto alloc_mem_err; \ | |
66 | } while (0) | |
67 | ||
9f6c9258 DK |
68 | /*********************** Interfaces **************************** |
69 | * Functions that need to be implemented by each driver version | |
70 | */ | |
619c5cb6 VZ |
71 | /* Init */ |
72 | ||
73 | /** | |
74 | * bnx2x_send_unload_req - request unload mode from the MCP. | |
75 | * | |
76 | * @bp: driver handle | |
77 | * @unload_mode: requested function's unload mode | |
78 | * | |
79 | * Return unload mode returned by the MCP: COMMON, PORT or FUNC. | |
80 | */ | |
81 | u32 bnx2x_send_unload_req(struct bnx2x *bp, int unload_mode); | |
82 | ||
83 | /** | |
84 | * bnx2x_send_unload_done - send UNLOAD_DONE command to the MCP. | |
85 | * | |
86 | * @bp: driver handle | |
5d07d868 | 87 | * @keep_link: true iff link should be kept up |
619c5cb6 | 88 | */ |
5d07d868 | 89 | void bnx2x_send_unload_done(struct bnx2x *bp, bool keep_link); |
619c5cb6 VZ |
90 | |
91 | /** | |
96305234 | 92 | * bnx2x_config_rss_pf - configure RSS parameters in a PF. |
619c5cb6 VZ |
93 | * |
94 | * @bp: driver handle | |
49ce9c2c | 95 | * @rss_obj: RSS object to use |
619c5cb6 VZ |
96 | * @ind_table: indirection table to configure |
97 | * @config_hash: re-configure RSS hash keys configuration | |
98 | */ | |
96305234 | 99 | int bnx2x_config_rss_pf(struct bnx2x *bp, struct bnx2x_rss_config_obj *rss_obj, |
5d317c6a | 100 | bool config_hash); |
619c5cb6 VZ |
101 | |
102 | /** | |
103 | * bnx2x__init_func_obj - init function object | |
104 | * | |
105 | * @bp: driver handle | |
106 | * | |
107 | * Initializes the Function Object with the appropriate | |
108 | * parameters which include a function slow path driver | |
109 | * interface. | |
110 | */ | |
111 | void bnx2x__init_func_obj(struct bnx2x *bp); | |
112 | ||
113 | /** | |
114 | * bnx2x_setup_queue - setup eth queue. | |
115 | * | |
116 | * @bp: driver handle | |
117 | * @fp: pointer to the fastpath structure | |
118 | * @leading: boolean | |
119 | * | |
120 | */ | |
121 | int bnx2x_setup_queue(struct bnx2x *bp, struct bnx2x_fastpath *fp, | |
122 | bool leading); | |
123 | ||
124 | /** | |
125 | * bnx2x_setup_leading - bring up a leading eth queue. | |
126 | * | |
127 | * @bp: driver handle | |
128 | */ | |
129 | int bnx2x_setup_leading(struct bnx2x *bp); | |
130 | ||
131 | /** | |
132 | * bnx2x_fw_command - send the MCP a request | |
133 | * | |
134 | * @bp: driver handle | |
135 | * @command: request | |
136 | * @param: request's parameter | |
137 | * | |
138 | * block until there is a reply | |
139 | */ | |
140 | u32 bnx2x_fw_command(struct bnx2x *bp, u32 command, u32 param); | |
9f6c9258 DK |
141 | |
142 | /** | |
e8920674 | 143 | * bnx2x_initial_phy_init - initialize link parameters structure variables. |
9f6c9258 | 144 | * |
e8920674 DK |
145 | * @bp: driver handle |
146 | * @load_mode: current mode | |
9f6c9258 | 147 | */ |
cd1dfce2 | 148 | int bnx2x_initial_phy_init(struct bnx2x *bp, int load_mode); |
9f6c9258 DK |
149 | |
150 | /** | |
e8920674 | 151 | * bnx2x_link_set - configure hw according to link parameters structure. |
9f6c9258 | 152 | * |
e8920674 | 153 | * @bp: driver handle |
9f6c9258 DK |
154 | */ |
155 | void bnx2x_link_set(struct bnx2x *bp); | |
156 | ||
5d07d868 YM |
157 | /** |
158 | * bnx2x_force_link_reset - Forces link reset, and put the PHY | |
159 | * in reset as well. | |
160 | * | |
161 | * @bp: driver handle | |
162 | */ | |
163 | void bnx2x_force_link_reset(struct bnx2x *bp); | |
164 | ||
9f6c9258 | 165 | /** |
e8920674 | 166 | * bnx2x_link_test - query link status. |
9f6c9258 | 167 | * |
e8920674 DK |
168 | * @bp: driver handle |
169 | * @is_serdes: bool | |
9f6c9258 | 170 | * |
e8920674 | 171 | * Returns 0 if link is UP. |
9f6c9258 | 172 | */ |
a22f0788 | 173 | u8 bnx2x_link_test(struct bnx2x *bp, u8 is_serdes); |
9f6c9258 | 174 | |
619c5cb6 VZ |
175 | /** |
176 | * bnx2x_drv_pulse - write driver pulse to shmem | |
177 | * | |
178 | * @bp: driver handle | |
179 | * | |
180 | * writes the value in bp->fw_drv_pulse_wr_seq to drv_pulse mbox | |
181 | * in the shmem. | |
182 | */ | |
183 | void bnx2x_drv_pulse(struct bnx2x *bp); | |
184 | ||
185 | /** | |
186 | * bnx2x_igu_ack_sb - update IGU with current SB value | |
187 | * | |
188 | * @bp: driver handle | |
189 | * @igu_sb_id: SB id | |
190 | * @segment: SB segment | |
191 | * @index: SB index | |
192 | * @op: SB operation | |
193 | * @update: is HW update required | |
194 | */ | |
195 | void bnx2x_igu_ack_sb(struct bnx2x *bp, u8 igu_sb_id, u8 segment, | |
196 | u16 index, u8 op, u8 update); | |
197 | ||
c9ee9206 VZ |
198 | /* Disable transactions from chip to host */ |
199 | void bnx2x_pf_disable(struct bnx2x *bp); | |
07ba6af4 | 200 | int bnx2x_pretend_func(struct bnx2x *bp, u16 pretend_func_val); |
c9ee9206 | 201 | |
9f6c9258 | 202 | /** |
e8920674 | 203 | * bnx2x__link_status_update - handles link status change. |
9f6c9258 | 204 | * |
e8920674 | 205 | * @bp: driver handle |
9f6c9258 DK |
206 | */ |
207 | void bnx2x__link_status_update(struct bnx2x *bp); | |
208 | ||
f85582f8 | 209 | /** |
e8920674 | 210 | * bnx2x_link_report - report link status to upper layer. |
f85582f8 | 211 | * |
e8920674 | 212 | * @bp: driver handle |
f85582f8 DK |
213 | */ |
214 | void bnx2x_link_report(struct bnx2x *bp); | |
215 | ||
2ae17f66 VZ |
216 | /* None-atomic version of bnx2x_link_report() */ |
217 | void __bnx2x_link_report(struct bnx2x *bp); | |
218 | ||
0793f83f | 219 | /** |
e8920674 | 220 | * bnx2x_get_mf_speed - calculate MF speed. |
0793f83f | 221 | * |
e8920674 | 222 | * @bp: driver handle |
0793f83f | 223 | * |
e8920674 | 224 | * Takes into account current linespeed and MF configuration. |
0793f83f DK |
225 | */ |
226 | u16 bnx2x_get_mf_speed(struct bnx2x *bp); | |
227 | ||
9f6c9258 | 228 | /** |
e8920674 | 229 | * bnx2x_msix_sp_int - MSI-X slowpath interrupt handler |
9f6c9258 | 230 | * |
e8920674 DK |
231 | * @irq: irq number |
232 | * @dev_instance: private instance | |
9f6c9258 DK |
233 | */ |
234 | irqreturn_t bnx2x_msix_sp_int(int irq, void *dev_instance); | |
235 | ||
236 | /** | |
e8920674 | 237 | * bnx2x_interrupt - non MSI-X interrupt handler |
9f6c9258 | 238 | * |
e8920674 DK |
239 | * @irq: irq number |
240 | * @dev_instance: private instance | |
9f6c9258 DK |
241 | */ |
242 | irqreturn_t bnx2x_interrupt(int irq, void *dev_instance); | |
9f6c9258 DK |
243 | |
244 | /** | |
e8920674 | 245 | * bnx2x_cnic_notify - send command to cnic driver |
9f6c9258 | 246 | * |
e8920674 DK |
247 | * @bp: driver handle |
248 | * @cmd: command | |
9f6c9258 DK |
249 | */ |
250 | int bnx2x_cnic_notify(struct bnx2x *bp, int cmd); | |
251 | ||
252 | /** | |
e8920674 | 253 | * bnx2x_setup_cnic_irq_info - provides cnic with IRQ information |
9f6c9258 | 254 | * |
e8920674 | 255 | * @bp: driver handle |
9f6c9258 DK |
256 | */ |
257 | void bnx2x_setup_cnic_irq_info(struct bnx2x *bp); | |
37ae41a9 MS |
258 | |
259 | /** | |
260 | * bnx2x_setup_cnic_info - provides cnic with updated info | |
261 | * | |
262 | * @bp: driver handle | |
263 | */ | |
264 | void bnx2x_setup_cnic_info(struct bnx2x *bp); | |
265 | ||
9f6c9258 | 266 | /** |
e8920674 | 267 | * bnx2x_int_enable - enable HW interrupts. |
9f6c9258 | 268 | * |
e8920674 | 269 | * @bp: driver handle |
9f6c9258 DK |
270 | */ |
271 | void bnx2x_int_enable(struct bnx2x *bp); | |
272 | ||
273 | /** | |
e8920674 DK |
274 | * bnx2x_int_disable_sync - disable interrupts. |
275 | * | |
276 | * @bp: driver handle | |
277 | * @disable_hw: true, disable HW interrupts. | |
9f6c9258 | 278 | * |
e8920674 DK |
279 | * This function ensures that there are no |
280 | * ISRs or SP DPCs (sp_task) are running after it returns. | |
9f6c9258 DK |
281 | */ |
282 | void bnx2x_int_disable_sync(struct bnx2x *bp, int disable_hw); | |
283 | ||
9f6c9258 | 284 | /** |
55c11941 | 285 | * bnx2x_nic_init_cnic - init driver internals for cnic. |
e8920674 DK |
286 | * |
287 | * @bp: driver handle | |
288 | * @load_code: COMMON, PORT or FUNCTION | |
289 | * | |
290 | * Initializes: | |
9f6c9258 DK |
291 | * - rings |
292 | * - status blocks | |
293 | * - etc. | |
9f6c9258 | 294 | */ |
55c11941 | 295 | void bnx2x_nic_init_cnic(struct bnx2x *bp); |
9f6c9258 | 296 | |
55c11941 MS |
297 | /** |
298 | * bnx2x_nic_init - init driver internals. | |
299 | * | |
300 | * @bp: driver handle | |
301 | * | |
302 | * Initializes: | |
303 | * - rings | |
304 | * - status blocks | |
305 | * - etc. | |
306 | */ | |
307 | void bnx2x_nic_init(struct bnx2x *bp, u32 load_code); | |
308 | /** | |
309 | * bnx2x_alloc_mem_cnic - allocate driver's memory for cnic. | |
310 | * | |
311 | * @bp: driver handle | |
312 | */ | |
313 | int bnx2x_alloc_mem_cnic(struct bnx2x *bp); | |
9f6c9258 | 314 | /** |
e8920674 | 315 | * bnx2x_alloc_mem - allocate driver's memory. |
9f6c9258 | 316 | * |
e8920674 | 317 | * @bp: driver handle |
9f6c9258 DK |
318 | */ |
319 | int bnx2x_alloc_mem(struct bnx2x *bp); | |
320 | ||
55c11941 MS |
321 | /** |
322 | * bnx2x_free_mem_cnic - release driver's memory for cnic. | |
323 | * | |
324 | * @bp: driver handle | |
325 | */ | |
326 | void bnx2x_free_mem_cnic(struct bnx2x *bp); | |
9f6c9258 | 327 | /** |
e8920674 | 328 | * bnx2x_free_mem - release driver's memory. |
9f6c9258 | 329 | * |
e8920674 | 330 | * @bp: driver handle |
9f6c9258 DK |
331 | */ |
332 | void bnx2x_free_mem(struct bnx2x *bp); | |
333 | ||
9f6c9258 | 334 | /** |
e8920674 | 335 | * bnx2x_set_num_queues - set number of queues according to mode. |
9f6c9258 | 336 | * |
e8920674 | 337 | * @bp: driver handle |
9f6c9258 | 338 | */ |
d6214d7a | 339 | void bnx2x_set_num_queues(struct bnx2x *bp); |
9f6c9258 DK |
340 | |
341 | /** | |
e8920674 DK |
342 | * bnx2x_chip_cleanup - cleanup chip internals. |
343 | * | |
344 | * @bp: driver handle | |
345 | * @unload_mode: COMMON, PORT, FUNCTION | |
5d07d868 | 346 | * @keep_link: true iff link should be kept up. |
e8920674 | 347 | * |
9f6c9258 | 348 | * - Cleanup MAC configuration. |
e8920674 | 349 | * - Closes clients. |
9f6c9258 | 350 | * - etc. |
9f6c9258 | 351 | */ |
5d07d868 | 352 | void bnx2x_chip_cleanup(struct bnx2x *bp, int unload_mode, bool keep_link); |
9f6c9258 DK |
353 | |
354 | /** | |
e8920674 | 355 | * bnx2x_acquire_hw_lock - acquire HW lock. |
9f6c9258 | 356 | * |
e8920674 DK |
357 | * @bp: driver handle |
358 | * @resource: resource bit which was locked | |
9f6c9258 DK |
359 | */ |
360 | int bnx2x_acquire_hw_lock(struct bnx2x *bp, u32 resource); | |
361 | ||
362 | /** | |
e8920674 | 363 | * bnx2x_release_hw_lock - release HW lock. |
9f6c9258 | 364 | * |
e8920674 DK |
365 | * @bp: driver handle |
366 | * @resource: resource bit which was locked | |
9f6c9258 DK |
367 | */ |
368 | int bnx2x_release_hw_lock(struct bnx2x *bp, u32 resource); | |
369 | ||
c9ee9206 VZ |
370 | /** |
371 | * bnx2x_release_leader_lock - release recovery leader lock | |
372 | * | |
373 | * @bp: driver handle | |
374 | */ | |
375 | int bnx2x_release_leader_lock(struct bnx2x *bp); | |
376 | ||
9f6c9258 | 377 | /** |
e8920674 DK |
378 | * bnx2x_set_eth_mac - configure eth MAC address in the HW |
379 | * | |
380 | * @bp: driver handle | |
381 | * @set: set or clear | |
9f6c9258 | 382 | * |
e8920674 | 383 | * Configures according to the value in netdev->dev_addr. |
9f6c9258 | 384 | */ |
619c5cb6 | 385 | int bnx2x_set_eth_mac(struct bnx2x *bp, bool set); |
9f6c9258 | 386 | |
ec6ba945 | 387 | /** |
619c5cb6 | 388 | * bnx2x_set_rx_mode - set MAC filtering configurations. |
ec6ba945 | 389 | * |
619c5cb6 | 390 | * @dev: netdevice |
ec6ba945 | 391 | * |
619c5cb6 VZ |
392 | * called with netif_tx_lock from dev_mcast.c |
393 | * If bp->state is OPEN, should be called with | |
394 | * netif_addr_lock_bh() | |
ec6ba945 | 395 | */ |
619c5cb6 | 396 | void bnx2x_set_rx_mode(struct net_device *dev); |
ec6ba945 VZ |
397 | |
398 | /** | |
619c5cb6 | 399 | * bnx2x_set_storm_rx_mode - configure MAC filtering rules in a FW. |
ec6ba945 | 400 | * |
e8920674 | 401 | * @bp: driver handle |
619c5cb6 VZ |
402 | * |
403 | * If bp->state is OPEN, should be called with | |
404 | * netif_addr_lock_bh(). | |
ec6ba945 | 405 | */ |
924d75ab | 406 | int bnx2x_set_storm_rx_mode(struct bnx2x *bp); |
ec6ba945 | 407 | |
9f6c9258 | 408 | /** |
619c5cb6 | 409 | * bnx2x_set_q_rx_mode - configures rx_mode for a single queue. |
9f6c9258 | 410 | * |
619c5cb6 VZ |
411 | * @bp: driver handle |
412 | * @cl_id: client id | |
413 | * @rx_mode_flags: rx mode configuration | |
414 | * @rx_accept_flags: rx accept configuration | |
415 | * @tx_accept_flags: tx accept configuration (tx switch) | |
416 | * @ramrod_flags: ramrod configuration | |
9f6c9258 | 417 | */ |
924d75ab YM |
418 | int bnx2x_set_q_rx_mode(struct bnx2x *bp, u8 cl_id, |
419 | unsigned long rx_mode_flags, | |
420 | unsigned long rx_accept_flags, | |
421 | unsigned long tx_accept_flags, | |
422 | unsigned long ramrod_flags); | |
9f6c9258 | 423 | |
9f6c9258 | 424 | /* Parity errors related */ |
889b9af3 AE |
425 | void bnx2x_set_pf_load(struct bnx2x *bp); |
426 | bool bnx2x_clear_pf_load(struct bnx2x *bp); | |
c9ee9206 VZ |
427 | bool bnx2x_chk_parity_attn(struct bnx2x *bp, bool *global, bool print); |
428 | bool bnx2x_reset_is_done(struct bnx2x *bp, int engine); | |
429 | void bnx2x_set_reset_in_progress(struct bnx2x *bp); | |
430 | void bnx2x_set_reset_global(struct bnx2x *bp); | |
9f6c9258 | 431 | void bnx2x_disable_close_the_gate(struct bnx2x *bp); |
55c11941 | 432 | int bnx2x_init_hw_func_cnic(struct bnx2x *bp); |
9f6c9258 | 433 | |
9f6c9258 | 434 | /** |
e8920674 | 435 | * bnx2x_sp_event - handle ramrods completion. |
9f6c9258 | 436 | * |
e8920674 DK |
437 | * @fp: fastpath handle for the event |
438 | * @rr_cqe: eth_rx_cqe | |
9f6c9258 | 439 | */ |
f85582f8 | 440 | void bnx2x_sp_event(struct bnx2x_fastpath *fp, union eth_rx_cqe *rr_cqe); |
9f6c9258 | 441 | |
523224a3 | 442 | /** |
e8920674 | 443 | * bnx2x_ilt_set_info - prepare ILT configurations. |
523224a3 | 444 | * |
e8920674 | 445 | * @bp: driver handle |
523224a3 DK |
446 | */ |
447 | void bnx2x_ilt_set_info(struct bnx2x *bp); | |
9f6c9258 | 448 | |
55c11941 MS |
449 | /** |
450 | * bnx2x_ilt_set_cnic_info - prepare ILT configurations for SRC | |
451 | * and TM. | |
452 | * | |
453 | * @bp: driver handle | |
454 | */ | |
455 | void bnx2x_ilt_set_info_cnic(struct bnx2x *bp); | |
456 | ||
e4901dde | 457 | /** |
e8920674 | 458 | * bnx2x_dcbx_init - initialize dcbx protocol. |
e4901dde | 459 | * |
e8920674 | 460 | * @bp: driver handle |
e4901dde | 461 | */ |
9876879f | 462 | void bnx2x_dcbx_init(struct bnx2x *bp, bool update_shmem); |
e4901dde | 463 | |
f85582f8 | 464 | /** |
e8920674 | 465 | * bnx2x_set_power_state - set power state to the requested value. |
f85582f8 | 466 | * |
e8920674 DK |
467 | * @bp: driver handle |
468 | * @state: required state D0 or D3hot | |
f85582f8 | 469 | * |
e8920674 | 470 | * Currently only D0 and D3hot are supported. |
f85582f8 DK |
471 | */ |
472 | int bnx2x_set_power_state(struct bnx2x *bp, pci_power_t state); | |
473 | ||
e3835b99 | 474 | /** |
e8920674 | 475 | * bnx2x_update_max_mf_config - update MAX part of MF configuration in HW. |
e3835b99 | 476 | * |
e8920674 DK |
477 | * @bp: driver handle |
478 | * @value: new value | |
e3835b99 DK |
479 | */ |
480 | void bnx2x_update_max_mf_config(struct bnx2x *bp, u32 value); | |
619c5cb6 | 481 | /* Error handling */ |
823e1d90 | 482 | void bnx2x_panic_dump(struct bnx2x *bp, bool disable_int); |
e3835b99 | 483 | |
7a25cc73 DK |
484 | void bnx2x_fw_dump_lvl(struct bnx2x *bp, const char *lvl); |
485 | ||
452427b0 YM |
486 | /* validate currect fw is loaded */ |
487 | bool bnx2x_test_firmware_version(struct bnx2x *bp, bool is_err); | |
488 | ||
f85582f8 | 489 | /* dev_close main block */ |
5d07d868 | 490 | int bnx2x_nic_unload(struct bnx2x *bp, int unload_mode, bool keep_link); |
f85582f8 DK |
491 | |
492 | /* dev_open main block */ | |
493 | int bnx2x_nic_load(struct bnx2x *bp, int load_mode); | |
494 | ||
495 | /* hard_xmit callback */ | |
496 | netdev_tx_t bnx2x_start_xmit(struct sk_buff *skb, struct net_device *dev); | |
497 | ||
6383c0b3 AE |
498 | /* setup_tc callback */ |
499 | int bnx2x_setup_tc(struct net_device *dev, u8 num_tc); | |
500 | ||
abc5a021 AE |
501 | int bnx2x_set_vf_mac(struct net_device *dev, int queue, u8 *mac); |
502 | ||
8307fa3e VZ |
503 | /* select_queue callback */ |
504 | u16 bnx2x_select_queue(struct net_device *dev, struct sk_buff *skb); | |
505 | ||
dc1ba591 AE |
506 | static inline void bnx2x_update_rx_prod(struct bnx2x *bp, |
507 | struct bnx2x_fastpath *fp, | |
508 | u16 bd_prod, u16 rx_comp_prod, | |
509 | u16 rx_sge_prod) | |
510 | { | |
511 | struct ustorm_eth_rx_producers rx_prods = {0}; | |
512 | u32 i; | |
513 | ||
514 | /* Update producers */ | |
515 | rx_prods.bd_prod = bd_prod; | |
516 | rx_prods.cqe_prod = rx_comp_prod; | |
517 | rx_prods.sge_prod = rx_sge_prod; | |
518 | ||
519 | /* Make sure that the BD and SGE data is updated before updating the | |
520 | * producers since FW might read the BD/SGE right after the producer | |
521 | * is updated. | |
522 | * This is only applicable for weak-ordered memory model archs such | |
523 | * as IA-64. The following barrier is also mandatory since FW will | |
524 | * assumes BDs must have buffers. | |
525 | */ | |
526 | wmb(); | |
527 | ||
528 | for (i = 0; i < sizeof(rx_prods)/4; i++) | |
529 | REG_WR(bp, fp->ustorm_rx_prods_offset + i*4, | |
530 | ((u32 *)&rx_prods)[i]); | |
531 | ||
532 | mmiowb(); /* keep prod updates ordered */ | |
533 | ||
534 | DP(NETIF_MSG_RX_STATUS, | |
535 | "queue[%d]: wrote bd_prod %u cqe_prod %u sge_prod %u\n", | |
536 | fp->index, bd_prod, rx_comp_prod, rx_sge_prod); | |
537 | } | |
538 | ||
a9fccec7 DK |
539 | /* reload helper */ |
540 | int bnx2x_reload_if_running(struct net_device *dev); | |
541 | ||
f85582f8 DK |
542 | int bnx2x_change_mac_addr(struct net_device *dev, void *p); |
543 | ||
544 | /* NAPI poll Rx part */ | |
545 | int bnx2x_rx_int(struct bnx2x_fastpath *fp, int budget); | |
546 | ||
547 | /* NAPI poll Tx part */ | |
6383c0b3 | 548 | int bnx2x_tx_int(struct bnx2x *bp, struct bnx2x_fp_txdata *txdata); |
f85582f8 DK |
549 | |
550 | /* suspend/resume callbacks */ | |
551 | int bnx2x_suspend(struct pci_dev *pdev, pm_message_t state); | |
552 | int bnx2x_resume(struct pci_dev *pdev); | |
553 | ||
554 | /* Release IRQ vectors */ | |
555 | void bnx2x_free_irq(struct bnx2x *bp); | |
556 | ||
55c11941 | 557 | void bnx2x_free_fp_mem_cnic(struct bnx2x *bp); |
b3b83c3f | 558 | void bnx2x_free_fp_mem(struct bnx2x *bp); |
55c11941 | 559 | int bnx2x_alloc_fp_mem_cnic(struct bnx2x *bp); |
b3b83c3f | 560 | int bnx2x_alloc_fp_mem(struct bnx2x *bp); |
f85582f8 | 561 | void bnx2x_init_rx_rings(struct bnx2x *bp); |
55c11941 MS |
562 | void bnx2x_init_rx_rings_cnic(struct bnx2x *bp); |
563 | void bnx2x_free_skbs_cnic(struct bnx2x *bp); | |
f85582f8 DK |
564 | void bnx2x_free_skbs(struct bnx2x *bp); |
565 | void bnx2x_netif_stop(struct bnx2x *bp, int disable_hw); | |
566 | void bnx2x_netif_start(struct bnx2x *bp); | |
55c11941 | 567 | int bnx2x_load_cnic(struct bnx2x *bp); |
f85582f8 | 568 | |
d6214d7a | 569 | /** |
e8920674 | 570 | * bnx2x_enable_msix - set msix configuration. |
d6214d7a | 571 | * |
e8920674 | 572 | * @bp: driver handle |
d6214d7a | 573 | * |
e8920674 DK |
574 | * fills msix_table, requests vectors, updates num_queues |
575 | * according to number of available vectors. | |
d6214d7a | 576 | */ |
0e8d2ec5 | 577 | int bnx2x_enable_msix(struct bnx2x *bp); |
d6214d7a DK |
578 | |
579 | /** | |
e8920674 | 580 | * bnx2x_enable_msi - request msi mode from OS, updated internals accordingly |
d6214d7a | 581 | * |
e8920674 | 582 | * @bp: driver handle |
d6214d7a DK |
583 | */ |
584 | int bnx2x_enable_msi(struct bnx2x *bp); | |
585 | ||
d6214d7a | 586 | /** |
e8920674 | 587 | * bnx2x_poll - NAPI callback |
d6214d7a | 588 | * |
e8920674 DK |
589 | * @napi: napi structure |
590 | * @budget: | |
d6214d7a | 591 | * |
d6214d7a DK |
592 | */ |
593 | int bnx2x_poll(struct napi_struct *napi, int budget); | |
f85582f8 DK |
594 | |
595 | /** | |
e8920674 | 596 | * bnx2x_alloc_mem_bp - allocate memories outsize main driver structure |
f85582f8 | 597 | * |
e8920674 | 598 | * @bp: driver handle |
f85582f8 | 599 | */ |
0329aba1 | 600 | int bnx2x_alloc_mem_bp(struct bnx2x *bp); |
e8920674 DK |
601 | |
602 | /** | |
603 | * bnx2x_free_mem_bp - release memories outsize main driver structure | |
604 | * | |
605 | * @bp: driver handle | |
606 | */ | |
f85582f8 DK |
607 | void bnx2x_free_mem_bp(struct bnx2x *bp); |
608 | ||
609 | /** | |
e8920674 | 610 | * bnx2x_change_mtu - change mtu netdev callback |
f85582f8 | 611 | * |
e8920674 DK |
612 | * @dev: net device |
613 | * @new_mtu: requested mtu | |
f85582f8 | 614 | * |
f85582f8 DK |
615 | */ |
616 | int bnx2x_change_mtu(struct net_device *dev, int new_mtu); | |
617 | ||
55c11941 | 618 | #ifdef NETDEV_FCOE_WWNN |
bf61ee14 VZ |
619 | /** |
620 | * bnx2x_fcoe_get_wwn - return the requested WWN value for this port | |
621 | * | |
622 | * @dev: net_device | |
623 | * @wwn: output buffer | |
624 | * @type: WWN type: NETDEV_FCOE_WWNN (node) or NETDEV_FCOE_WWPN (port) | |
625 | * | |
626 | */ | |
627 | int bnx2x_fcoe_get_wwn(struct net_device *dev, u64 *wwn, int type); | |
628 | #endif | |
621b4d66 | 629 | |
c8f44aff | 630 | netdev_features_t bnx2x_fix_features(struct net_device *dev, |
621b4d66 | 631 | netdev_features_t features); |
c8f44aff | 632 | int bnx2x_set_features(struct net_device *dev, netdev_features_t features); |
66371c44 | 633 | |
f85582f8 | 634 | /** |
e8920674 | 635 | * bnx2x_tx_timeout - tx timeout netdev callback |
f85582f8 | 636 | * |
e8920674 | 637 | * @dev: net device |
f85582f8 DK |
638 | */ |
639 | void bnx2x_tx_timeout(struct net_device *dev); | |
640 | ||
619c5cb6 VZ |
641 | /*********************** Inlines **********************************/ |
642 | /*********************** Fast path ********************************/ | |
9f6c9258 DK |
643 | static inline void bnx2x_update_fpsb_idx(struct bnx2x_fastpath *fp) |
644 | { | |
9f6c9258 | 645 | barrier(); /* status block is written to by the chip */ |
523224a3 | 646 | fp->fp_hc_idx = fp->sb_running_index[SM_RX_ID]; |
9f6c9258 DK |
647 | } |
648 | ||
f2e0899f DK |
649 | static inline void bnx2x_igu_ack_sb_gen(struct bnx2x *bp, u8 igu_sb_id, |
650 | u8 segment, u16 index, u8 op, | |
651 | u8 update, u32 igu_addr) | |
652 | { | |
653 | struct igu_regular cmd_data = {0}; | |
654 | ||
655 | cmd_data.sb_id_and_flags = | |
656 | ((index << IGU_REGULAR_SB_INDEX_SHIFT) | | |
657 | (segment << IGU_REGULAR_SEGMENT_ACCESS_SHIFT) | | |
658 | (update << IGU_REGULAR_BUPDATE_SHIFT) | | |
659 | (op << IGU_REGULAR_ENABLE_INT_SHIFT)); | |
660 | ||
51c1a580 | 661 | DP(NETIF_MSG_INTR, "write 0x%08x to IGU addr 0x%x\n", |
f2e0899f DK |
662 | cmd_data.sb_id_and_flags, igu_addr); |
663 | REG_WR(bp, igu_addr, cmd_data.sb_id_and_flags); | |
664 | ||
665 | /* Make sure that ACK is written */ | |
666 | mmiowb(); | |
667 | barrier(); | |
668 | } | |
669 | ||
f2e0899f DK |
670 | static inline void bnx2x_hc_ack_sb(struct bnx2x *bp, u8 sb_id, |
671 | u8 storm, u16 index, u8 op, u8 update) | |
9f6c9258 DK |
672 | { |
673 | u32 hc_addr = (HC_REG_COMMAND_REG + BP_PORT(bp)*32 + | |
674 | COMMAND_REG_INT_ACK); | |
675 | struct igu_ack_register igu_ack; | |
676 | ||
677 | igu_ack.status_block_index = index; | |
678 | igu_ack.sb_id_and_flags = | |
679 | ((sb_id << IGU_ACK_REGISTER_STATUS_BLOCK_ID_SHIFT) | | |
680 | (storm << IGU_ACK_REGISTER_STORM_ID_SHIFT) | | |
681 | (update << IGU_ACK_REGISTER_UPDATE_INDEX_SHIFT) | | |
682 | (op << IGU_ACK_REGISTER_INTERRUPT_MODE_SHIFT)); | |
683 | ||
9f6c9258 DK |
684 | REG_WR(bp, hc_addr, (*(u32 *)&igu_ack)); |
685 | ||
686 | /* Make sure that ACK is written */ | |
687 | mmiowb(); | |
688 | barrier(); | |
689 | } | |
f2e0899f | 690 | |
f2e0899f DK |
691 | static inline void bnx2x_ack_sb(struct bnx2x *bp, u8 igu_sb_id, u8 storm, |
692 | u16 index, u8 op, u8 update) | |
693 | { | |
694 | if (bp->common.int_block == INT_BLOCK_HC) | |
695 | bnx2x_hc_ack_sb(bp, igu_sb_id, storm, index, op, update); | |
696 | else { | |
697 | u8 segment; | |
698 | ||
699 | if (CHIP_INT_MODE_IS_BC(bp)) | |
700 | segment = storm; | |
701 | else if (igu_sb_id != bp->igu_dsb_id) | |
702 | segment = IGU_SEG_ACCESS_DEF; | |
703 | else if (storm == ATTENTION_ID) | |
704 | segment = IGU_SEG_ACCESS_ATTN; | |
705 | else | |
706 | segment = IGU_SEG_ACCESS_DEF; | |
707 | bnx2x_igu_ack_sb(bp, igu_sb_id, segment, index, op, update); | |
708 | } | |
709 | } | |
710 | ||
711 | static inline u16 bnx2x_hc_ack_int(struct bnx2x *bp) | |
9f6c9258 DK |
712 | { |
713 | u32 hc_addr = (HC_REG_COMMAND_REG + BP_PORT(bp)*32 + | |
714 | COMMAND_REG_SIMD_MASK); | |
715 | u32 result = REG_RD(bp, hc_addr); | |
716 | ||
f2e0899f | 717 | barrier(); |
9f6c9258 DK |
718 | return result; |
719 | } | |
720 | ||
f2e0899f DK |
721 | static inline u16 bnx2x_igu_ack_int(struct bnx2x *bp) |
722 | { | |
723 | u32 igu_addr = (BAR_IGU_INTMEM + IGU_REG_SISR_MDPC_WMASK_LSB_UPPER*8); | |
724 | u32 result = REG_RD(bp, igu_addr); | |
725 | ||
51c1a580 | 726 | DP(NETIF_MSG_INTR, "read 0x%08x from IGU addr 0x%x\n", |
f2e0899f DK |
727 | result, igu_addr); |
728 | ||
729 | barrier(); | |
730 | return result; | |
731 | } | |
732 | ||
733 | static inline u16 bnx2x_ack_int(struct bnx2x *bp) | |
734 | { | |
735 | barrier(); | |
736 | if (bp->common.int_block == INT_BLOCK_HC) | |
737 | return bnx2x_hc_ack_int(bp); | |
738 | else | |
739 | return bnx2x_igu_ack_int(bp); | |
740 | } | |
741 | ||
6383c0b3 | 742 | static inline int bnx2x_has_tx_work_unload(struct bnx2x_fp_txdata *txdata) |
9f6c9258 DK |
743 | { |
744 | /* Tell compiler that consumer and producer can change */ | |
745 | barrier(); | |
6383c0b3 | 746 | return txdata->tx_pkt_prod != txdata->tx_pkt_cons; |
9f6c9258 DK |
747 | } |
748 | ||
6383c0b3 AE |
749 | static inline u16 bnx2x_tx_avail(struct bnx2x *bp, |
750 | struct bnx2x_fp_txdata *txdata) | |
9f6c9258 DK |
751 | { |
752 | s16 used; | |
753 | u16 prod; | |
754 | u16 cons; | |
755 | ||
6383c0b3 AE |
756 | prod = txdata->tx_bd_prod; |
757 | cons = txdata->tx_bd_cons; | |
9f6c9258 | 758 | |
7b5342d9 | 759 | used = SUB_S16(prod, cons); |
9f6c9258 DK |
760 | |
761 | #ifdef BNX2X_STOP_ON_ERROR | |
762 | WARN_ON(used < 0); | |
7b5342d9 YM |
763 | WARN_ON(used > txdata->tx_ring_size); |
764 | WARN_ON((txdata->tx_ring_size - used) > MAX_TX_AVAIL); | |
9f6c9258 DK |
765 | #endif |
766 | ||
7b5342d9 | 767 | return (s16)(txdata->tx_ring_size) - used; |
9f6c9258 DK |
768 | } |
769 | ||
6383c0b3 | 770 | static inline int bnx2x_tx_queue_has_work(struct bnx2x_fp_txdata *txdata) |
9f6c9258 DK |
771 | { |
772 | u16 hw_cons; | |
773 | ||
774 | /* Tell compiler that status block fields can change */ | |
775 | barrier(); | |
6383c0b3 AE |
776 | hw_cons = le16_to_cpu(*txdata->tx_cons_sb); |
777 | return hw_cons != txdata->tx_pkt_cons; | |
778 | } | |
779 | ||
780 | static inline bool bnx2x_has_tx_work(struct bnx2x_fastpath *fp) | |
781 | { | |
782 | u8 cos; | |
783 | for_each_cos_in_tx_queue(fp, cos) | |
65565884 | 784 | if (bnx2x_tx_queue_has_work(fp->txdata_ptr[cos])) |
6383c0b3 AE |
785 | return true; |
786 | return false; | |
9f6c9258 DK |
787 | } |
788 | ||
523224a3 DK |
789 | static inline int bnx2x_has_rx_work(struct bnx2x_fastpath *fp) |
790 | { | |
791 | u16 rx_cons_sb; | |
792 | ||
793 | /* Tell compiler that status block fields can change */ | |
794 | barrier(); | |
795 | rx_cons_sb = le16_to_cpu(*fp->rx_cons_sb); | |
796 | if ((rx_cons_sb & MAX_RCQ_DESC_CNT) == MAX_RCQ_DESC_CNT) | |
797 | rx_cons_sb++; | |
798 | return (fp->rx_comp_cons != rx_cons_sb); | |
799 | } | |
f85582f8 | 800 | |
f2e0899f | 801 | /** |
619c5cb6 | 802 | * bnx2x_tx_disable - disables tx from stack point of view |
f2e0899f | 803 | * |
e8920674 | 804 | * @bp: driver handle |
f2e0899f DK |
805 | */ |
806 | static inline void bnx2x_tx_disable(struct bnx2x *bp) | |
807 | { | |
808 | netif_tx_disable(bp->dev); | |
809 | netif_carrier_off(bp->dev); | |
810 | } | |
811 | ||
9f6c9258 DK |
812 | static inline void bnx2x_free_rx_sge(struct bnx2x *bp, |
813 | struct bnx2x_fastpath *fp, u16 index) | |
814 | { | |
815 | struct sw_rx_page *sw_buf = &fp->rx_page_ring[index]; | |
816 | struct page *page = sw_buf->page; | |
817 | struct eth_rx_sge *sge = &fp->rx_sge_ring[index]; | |
818 | ||
819 | /* Skip "next page" elements */ | |
820 | if (!page) | |
821 | return; | |
822 | ||
823 | dma_unmap_page(&bp->pdev->dev, dma_unmap_addr(sw_buf, mapping), | |
924d75ab | 824 | SGE_PAGES, DMA_FROM_DEVICE); |
9f6c9258 DK |
825 | __free_pages(page, PAGES_PER_SGE_SHIFT); |
826 | ||
827 | sw_buf->page = NULL; | |
828 | sge->addr_hi = 0; | |
829 | sge->addr_lo = 0; | |
830 | } | |
831 | ||
55c11941 | 832 | static inline void bnx2x_add_all_napi_cnic(struct bnx2x *bp) |
d6214d7a DK |
833 | { |
834 | int i; | |
523224a3 | 835 | |
55c11941 MS |
836 | /* Add NAPI objects */ |
837 | for_each_rx_queue_cnic(bp, i) | |
838 | netif_napi_add(bp->dev, &bnx2x_fp(bp, i, napi), | |
839 | bnx2x_poll, BNX2X_NAPI_WEIGHT); | |
840 | } | |
841 | ||
842 | static inline void bnx2x_add_all_napi(struct bnx2x *bp) | |
843 | { | |
844 | int i; | |
0e8d2ec5 | 845 | |
d6214d7a | 846 | /* Add NAPI objects */ |
55c11941 | 847 | for_each_eth_queue(bp, i) |
d6214d7a DK |
848 | netif_napi_add(bp->dev, &bnx2x_fp(bp, i, napi), |
849 | bnx2x_poll, BNX2X_NAPI_WEIGHT); | |
850 | } | |
523224a3 | 851 | |
55c11941 MS |
852 | static inline void bnx2x_del_all_napi_cnic(struct bnx2x *bp) |
853 | { | |
854 | int i; | |
855 | ||
856 | for_each_rx_queue_cnic(bp, i) | |
857 | netif_napi_del(&bnx2x_fp(bp, i, napi)); | |
858 | } | |
859 | ||
d6214d7a DK |
860 | static inline void bnx2x_del_all_napi(struct bnx2x *bp) |
861 | { | |
862 | int i; | |
863 | ||
55c11941 | 864 | for_each_eth_queue(bp, i) |
d6214d7a DK |
865 | netif_napi_del(&bnx2x_fp(bp, i, napi)); |
866 | } | |
523224a3 | 867 | |
1ab4434c | 868 | int bnx2x_set_int_mode(struct bnx2x *bp); |
0e8d2ec5 | 869 | |
d6214d7a DK |
870 | static inline void bnx2x_disable_msi(struct bnx2x *bp) |
871 | { | |
872 | if (bp->flags & USING_MSIX_FLAG) { | |
873 | pci_disable_msix(bp->pdev); | |
30a5de77 | 874 | bp->flags &= ~(USING_MSIX_FLAG | USING_SINGLE_MSIX_FLAG); |
d6214d7a DK |
875 | } else if (bp->flags & USING_MSI_FLAG) { |
876 | pci_disable_msi(bp->pdev); | |
877 | bp->flags &= ~USING_MSI_FLAG; | |
878 | } | |
879 | } | |
880 | ||
881 | static inline int bnx2x_calc_num_queues(struct bnx2x *bp) | |
882 | { | |
883 | return num_queues ? | |
884 | min_t(int, num_queues, BNX2X_MAX_QUEUES(bp)) : | |
7d515413 YM |
885 | min_t(int, netif_get_num_default_rss_queues(), |
886 | BNX2X_MAX_QUEUES(bp)); | |
d6214d7a | 887 | } |
523224a3 DK |
888 | |
889 | static inline void bnx2x_clear_sge_mask_next_elems(struct bnx2x_fastpath *fp) | |
9f6c9258 | 890 | { |
523224a3 | 891 | int i, j; |
9f6c9258 | 892 | |
523224a3 DK |
893 | for (i = 1; i <= NUM_RX_SGE_PAGES; i++) { |
894 | int idx = RX_SGE_CNT * i - 1; | |
895 | ||
896 | for (j = 0; j < 2; j++) { | |
619c5cb6 | 897 | BIT_VEC64_CLEAR_BIT(fp->sge_mask, idx); |
523224a3 DK |
898 | idx--; |
899 | } | |
900 | } | |
901 | } | |
902 | ||
903 | static inline void bnx2x_init_sge_ring_bit_mask(struct bnx2x_fastpath *fp) | |
904 | { | |
905 | /* Set the mask to all 1-s: it's faster to compare to 0 than to 0xf-s */ | |
b3637827 | 906 | memset(fp->sge_mask, 0xff, sizeof(fp->sge_mask)); |
523224a3 DK |
907 | |
908 | /* Clear the two last indices in the page to 1: | |
909 | these are the indices that correspond to the "next" element, | |
910 | hence will never be indicated and should be removed from | |
911 | the calculations. */ | |
912 | bnx2x_clear_sge_mask_next_elems(fp); | |
9f6c9258 DK |
913 | } |
914 | ||
e52fcb24 | 915 | /* note that we are not allocating a new buffer, |
9f6c9258 DK |
916 | * we are just moving one from cons to prod |
917 | * we are not creating a new mapping, | |
918 | * so there is no need to check for dma_mapping_error(). | |
919 | */ | |
e52fcb24 | 920 | static inline void bnx2x_reuse_rx_data(struct bnx2x_fastpath *fp, |
749a8503 | 921 | u16 cons, u16 prod) |
9f6c9258 | 922 | { |
9f6c9258 DK |
923 | struct sw_rx_bd *cons_rx_buf = &fp->rx_buf_ring[cons]; |
924 | struct sw_rx_bd *prod_rx_buf = &fp->rx_buf_ring[prod]; | |
925 | struct eth_rx_bd *cons_bd = &fp->rx_desc_ring[cons]; | |
926 | struct eth_rx_bd *prod_bd = &fp->rx_desc_ring[prod]; | |
927 | ||
9f6c9258 DK |
928 | dma_unmap_addr_set(prod_rx_buf, mapping, |
929 | dma_unmap_addr(cons_rx_buf, mapping)); | |
e52fcb24 | 930 | prod_rx_buf->data = cons_rx_buf->data; |
9f6c9258 DK |
931 | *prod_bd = *cons_bd; |
932 | } | |
f85582f8 | 933 | |
619c5cb6 VZ |
934 | /************************* Init ******************************************/ |
935 | ||
b475d78f YM |
936 | /* returns func by VN for current port */ |
937 | static inline int func_by_vn(struct bnx2x *bp, int vn) | |
938 | { | |
939 | return 2 * vn + BP_PORT(bp); | |
940 | } | |
941 | ||
5d317c6a | 942 | static inline int bnx2x_config_rss_eth(struct bnx2x *bp, bool config_hash) |
96305234 | 943 | { |
5d317c6a | 944 | return bnx2x_config_rss_pf(bp, &bp->rss_conf_obj, config_hash); |
96305234 DK |
945 | } |
946 | ||
619c5cb6 VZ |
947 | /** |
948 | * bnx2x_func_start - init function | |
949 | * | |
950 | * @bp: driver handle | |
951 | * | |
952 | * Must be called before sending CLIENT_SETUP for the first client. | |
953 | */ | |
954 | static inline int bnx2x_func_start(struct bnx2x *bp) | |
955 | { | |
3b603066 | 956 | struct bnx2x_func_state_params func_params = {NULL}; |
619c5cb6 VZ |
957 | struct bnx2x_func_start_params *start_params = |
958 | &func_params.params.start; | |
959 | ||
960 | /* Prepare parameters for function state transitions */ | |
961 | __set_bit(RAMROD_COMP_WAIT, &func_params.ramrod_flags); | |
962 | ||
963 | func_params.f_obj = &bp->func_obj; | |
964 | func_params.cmd = BNX2X_F_CMD_START; | |
965 | ||
966 | /* Function parameters */ | |
967 | start_params->mf_mode = bp->mf_mode; | |
968 | start_params->sd_vlan_tag = bp->mf_ov; | |
8d7b0278 AE |
969 | |
970 | if (CHIP_IS_E2(bp) || CHIP_IS_E3(bp)) | |
6383c0b3 | 971 | start_params->network_cos_mode = STATIC_COS; |
8d7b0278 AE |
972 | else /* CHIP_IS_E1X */ |
973 | start_params->network_cos_mode = FW_WRR; | |
619c5cb6 VZ |
974 | |
975 | return bnx2x_func_state_change(bp, &func_params); | |
976 | } | |
977 | ||
619c5cb6 VZ |
978 | /** |
979 | * bnx2x_set_fw_mac_addr - fill in a MAC address in FW format | |
980 | * | |
981 | * @fw_hi: pointer to upper part | |
982 | * @fw_mid: pointer to middle part | |
983 | * @fw_lo: pointer to lower part | |
984 | * @mac: pointer to MAC address | |
985 | */ | |
986 | static inline void bnx2x_set_fw_mac_addr(u16 *fw_hi, u16 *fw_mid, u16 *fw_lo, | |
987 | u8 *mac) | |
988 | { | |
989 | ((u8 *)fw_hi)[0] = mac[1]; | |
990 | ((u8 *)fw_hi)[1] = mac[0]; | |
991 | ((u8 *)fw_mid)[0] = mac[3]; | |
992 | ((u8 *)fw_mid)[1] = mac[2]; | |
993 | ((u8 *)fw_lo)[0] = mac[5]; | |
994 | ((u8 *)fw_lo)[1] = mac[4]; | |
995 | } | |
996 | ||
523224a3 DK |
997 | static inline void bnx2x_free_rx_sge_range(struct bnx2x *bp, |
998 | struct bnx2x_fastpath *fp, int last) | |
9f6c9258 | 999 | { |
523224a3 | 1000 | int i; |
9f6c9258 | 1001 | |
b3b83c3f DK |
1002 | if (fp->disable_tpa) |
1003 | return; | |
1004 | ||
523224a3 DK |
1005 | for (i = 0; i < last; i++) |
1006 | bnx2x_free_rx_sge(bp, fp, i); | |
9f6c9258 DK |
1007 | } |
1008 | ||
523224a3 | 1009 | static inline void bnx2x_set_next_page_rx_bd(struct bnx2x_fastpath *fp) |
9f6c9258 | 1010 | { |
523224a3 | 1011 | int i; |
9f6c9258 | 1012 | |
523224a3 DK |
1013 | for (i = 1; i <= NUM_RX_RINGS; i++) { |
1014 | struct eth_rx_bd *rx_bd; | |
1015 | ||
1016 | rx_bd = &fp->rx_desc_ring[RX_DESC_CNT * i - 2]; | |
1017 | rx_bd->addr_hi = | |
1018 | cpu_to_le32(U64_HI(fp->rx_desc_mapping + | |
1019 | BCM_PAGE_SIZE*(i % NUM_RX_RINGS))); | |
1020 | rx_bd->addr_lo = | |
1021 | cpu_to_le32(U64_LO(fp->rx_desc_mapping + | |
1022 | BCM_PAGE_SIZE*(i % NUM_RX_RINGS))); | |
1023 | } | |
9f6c9258 DK |
1024 | } |
1025 | ||
619c5cb6 VZ |
1026 | /* Statistics ID are global per chip/path, while Client IDs for E1x are per |
1027 | * port. | |
1028 | */ | |
1029 | static inline u8 bnx2x_stats_id(struct bnx2x_fastpath *fp) | |
1030 | { | |
de5c3741 YM |
1031 | struct bnx2x *bp = fp->bp; |
1032 | if (!CHIP_IS_E1x(bp)) { | |
de5c3741 YM |
1033 | /* there are special statistics counters for FCoE 136..140 */ |
1034 | if (IS_FCOE_FP(fp)) | |
1035 | return bp->cnic_base_cl_id + (bp->pf_num >> 1); | |
619c5cb6 | 1036 | return fp->cl_id; |
de5c3741 YM |
1037 | } |
1038 | return fp->cl_id + BP_PORT(bp) * FP_SB_MAX_E1x; | |
619c5cb6 VZ |
1039 | } |
1040 | ||
1041 | static inline void bnx2x_init_vlan_mac_fp_objs(struct bnx2x_fastpath *fp, | |
1042 | bnx2x_obj_type obj_type) | |
1043 | { | |
1044 | struct bnx2x *bp = fp->bp; | |
1045 | ||
1046 | /* Configure classification DBs */ | |
15192a8c BW |
1047 | bnx2x_init_mac_obj(bp, &bnx2x_sp_obj(bp, fp).mac_obj, fp->cl_id, |
1048 | fp->cid, BP_FUNC(bp), bnx2x_sp(bp, mac_rdata), | |
619c5cb6 VZ |
1049 | bnx2x_sp_mapping(bp, mac_rdata), |
1050 | BNX2X_FILTER_MAC_PENDING, | |
1051 | &bp->sp_state, obj_type, | |
1052 | &bp->macs_pool); | |
1053 | } | |
1054 | ||
1055 | /** | |
1056 | * bnx2x_get_path_func_num - get number of active functions | |
1057 | * | |
1058 | * @bp: driver handle | |
1059 | * | |
1060 | * Calculates the number of active (not hidden) functions on the | |
1061 | * current path. | |
1062 | */ | |
1063 | static inline u8 bnx2x_get_path_func_num(struct bnx2x *bp) | |
1064 | { | |
1065 | u8 func_num = 0, i; | |
1066 | ||
1067 | /* 57710 has only one function per-port */ | |
1068 | if (CHIP_IS_E1(bp)) | |
1069 | return 1; | |
1070 | ||
1071 | /* Calculate a number of functions enabled on the current | |
1072 | * PATH/PORT. | |
1073 | */ | |
1074 | if (CHIP_REV_IS_SLOW(bp)) { | |
1075 | if (IS_MF(bp)) | |
1076 | func_num = 4; | |
1077 | else | |
1078 | func_num = 2; | |
1079 | } else { | |
1080 | for (i = 0; i < E1H_FUNC_MAX / 2; i++) { | |
1081 | u32 func_config = | |
1082 | MF_CFG_RD(bp, | |
1083 | func_mf_config[BP_PORT(bp) + 2 * i]. | |
1084 | config); | |
1085 | func_num += | |
1086 | ((func_config & FUNC_MF_CFG_FUNC_HIDE) ? 0 : 1); | |
1087 | } | |
1088 | } | |
1089 | ||
1090 | WARN_ON(!func_num); | |
1091 | ||
1092 | return func_num; | |
1093 | } | |
1094 | ||
1095 | static inline void bnx2x_init_bp_objs(struct bnx2x *bp) | |
1096 | { | |
1097 | /* RX_MODE controlling object */ | |
1098 | bnx2x_init_rx_mode_obj(bp, &bp->rx_mode_obj); | |
1099 | ||
1100 | /* multicast configuration controlling object */ | |
1101 | bnx2x_init_mcast_obj(bp, &bp->mcast_obj, bp->fp->cl_id, bp->fp->cid, | |
1102 | BP_FUNC(bp), BP_FUNC(bp), | |
1103 | bnx2x_sp(bp, mcast_rdata), | |
1104 | bnx2x_sp_mapping(bp, mcast_rdata), | |
1105 | BNX2X_FILTER_MCAST_PENDING, &bp->sp_state, | |
1106 | BNX2X_OBJ_TYPE_RX); | |
1107 | ||
1108 | /* Setup CAM credit pools */ | |
1109 | bnx2x_init_mac_credit_pool(bp, &bp->macs_pool, BP_FUNC(bp), | |
1110 | bnx2x_get_path_func_num(bp)); | |
1111 | ||
b56e9670 AE |
1112 | bnx2x_init_vlan_credit_pool(bp, &bp->vlans_pool, BP_ABS_FUNC(bp)>>1, |
1113 | bnx2x_get_path_func_num(bp)); | |
1114 | ||
619c5cb6 VZ |
1115 | /* RSS configuration object */ |
1116 | bnx2x_init_rss_config_obj(bp, &bp->rss_conf_obj, bp->fp->cl_id, | |
1117 | bp->fp->cid, BP_FUNC(bp), BP_FUNC(bp), | |
1118 | bnx2x_sp(bp, rss_rdata), | |
1119 | bnx2x_sp_mapping(bp, rss_rdata), | |
1120 | BNX2X_FILTER_RSS_CONF_PENDING, &bp->sp_state, | |
1121 | BNX2X_OBJ_TYPE_RX); | |
1122 | } | |
1123 | ||
1124 | static inline u8 bnx2x_fp_qzone_id(struct bnx2x_fastpath *fp) | |
1125 | { | |
1126 | if (CHIP_IS_E1x(fp->bp)) | |
1127 | return fp->cl_id + BP_PORT(fp->bp) * ETH_MAX_RX_CLIENTS_E1H; | |
1128 | else | |
1129 | return fp->cl_id; | |
1130 | } | |
1131 | ||
6411280a | 1132 | u32 bnx2x_rx_ustorm_prods_offset(struct bnx2x_fastpath *fp); |
619c5cb6 | 1133 | |
6383c0b3 | 1134 | static inline void bnx2x_init_txdata(struct bnx2x *bp, |
65565884 MS |
1135 | struct bnx2x_fp_txdata *txdata, u32 cid, |
1136 | int txq_index, __le16 *tx_cons_sb, | |
1137 | struct bnx2x_fastpath *fp) | |
6383c0b3 AE |
1138 | { |
1139 | txdata->cid = cid; | |
1140 | txdata->txq_index = txq_index; | |
1141 | txdata->tx_cons_sb = tx_cons_sb; | |
65565884 | 1142 | txdata->parent_fp = fp; |
7b5342d9 | 1143 | txdata->tx_ring_size = IS_FCOE_FP(fp) ? MAX_TX_AVAIL : bp->tx_ring_size; |
6383c0b3 | 1144 | |
51c1a580 | 1145 | DP(NETIF_MSG_IFUP, "created tx data cid %d, txq %d\n", |
6383c0b3 AE |
1146 | txdata->cid, txdata->txq_index); |
1147 | } | |
619c5cb6 | 1148 | |
619c5cb6 VZ |
1149 | static inline u8 bnx2x_cnic_eth_cl_id(struct bnx2x *bp, u8 cl_idx) |
1150 | { | |
1151 | return bp->cnic_base_cl_id + cl_idx + | |
134d0f97 | 1152 | (bp->pf_num >> 1) * BNX2X_MAX_CNIC_ETH_CL_ID_IDX; |
619c5cb6 VZ |
1153 | } |
1154 | ||
1155 | static inline u8 bnx2x_cnic_fw_sb_id(struct bnx2x *bp) | |
1156 | { | |
1157 | ||
1158 | /* the 'first' id is allocated for the cnic */ | |
1159 | return bp->base_fw_ndsb; | |
1160 | } | |
1161 | ||
1162 | static inline u8 bnx2x_cnic_igu_sb_id(struct bnx2x *bp) | |
1163 | { | |
1164 | return bp->igu_base_sb; | |
1165 | } | |
1166 | ||
1167 | ||
ec6ba945 VZ |
1168 | static inline void bnx2x_init_fcoe_fp(struct bnx2x *bp) |
1169 | { | |
619c5cb6 VZ |
1170 | struct bnx2x_fastpath *fp = bnx2x_fcoe_fp(bp); |
1171 | unsigned long q_type = 0; | |
1172 | ||
f233cafe | 1173 | bnx2x_fcoe(bp, rx_queue) = BNX2X_NUM_ETH_QUEUES(bp); |
619c5cb6 VZ |
1174 | bnx2x_fcoe(bp, cl_id) = bnx2x_cnic_eth_cl_id(bp, |
1175 | BNX2X_FCOE_ETH_CL_ID_IDX); | |
37ae41a9 | 1176 | bnx2x_fcoe(bp, cid) = BNX2X_FCOE_ETH_CID(bp); |
ec6ba945 VZ |
1177 | bnx2x_fcoe(bp, fw_sb_id) = DEF_SB_ID; |
1178 | bnx2x_fcoe(bp, igu_sb_id) = bp->igu_dsb_id; | |
ec6ba945 | 1179 | bnx2x_fcoe(bp, rx_cons_sb) = BNX2X_FCOE_L2_RX_INDEX; |
65565884 MS |
1180 | bnx2x_init_txdata(bp, bnx2x_fcoe(bp, txdata_ptr[0]), |
1181 | fp->cid, FCOE_TXQ_IDX(bp), BNX2X_FCOE_L2_TX_INDEX, | |
1182 | fp); | |
6383c0b3 | 1183 | |
51c1a580 | 1184 | DP(NETIF_MSG_IFUP, "created fcoe tx data (fp index %d)\n", fp->index); |
6383c0b3 | 1185 | |
ec6ba945 | 1186 | /* qZone id equals to FW (per path) client id */ |
619c5cb6 | 1187 | bnx2x_fcoe(bp, cl_qzone_id) = bnx2x_fp_qzone_id(fp); |
ec6ba945 | 1188 | /* init shortcut */ |
619c5cb6 VZ |
1189 | bnx2x_fcoe(bp, ustorm_rx_prods_offset) = |
1190 | bnx2x_rx_ustorm_prods_offset(fp); | |
1191 | ||
1192 | /* Configure Queue State object */ | |
1193 | __set_bit(BNX2X_Q_TYPE_HAS_RX, &q_type); | |
1194 | __set_bit(BNX2X_Q_TYPE_HAS_TX, &q_type); | |
6383c0b3 AE |
1195 | |
1196 | /* No multi-CoS for FCoE L2 client */ | |
1197 | BUG_ON(fp->max_cos != 1); | |
1198 | ||
15192a8c BW |
1199 | bnx2x_init_queue_obj(bp, &bnx2x_sp_obj(bp, fp).q_obj, fp->cl_id, |
1200 | &fp->cid, 1, BP_FUNC(bp), bnx2x_sp(bp, q_rdata), | |
6383c0b3 | 1201 | bnx2x_sp_mapping(bp, q_rdata), q_type); |
619c5cb6 | 1202 | |
51c1a580 MS |
1203 | DP(NETIF_MSG_IFUP, |
1204 | "queue[%d]: bnx2x_init_sb(%p,%p) cl_id %d fw_sb %d igu_sb %d\n", | |
619c5cb6 VZ |
1205 | fp->index, bp, fp->status_blk.e2_sb, fp->cl_id, fp->fw_sb_id, |
1206 | fp->igu_sb_id); | |
ec6ba945 | 1207 | } |
523224a3 | 1208 | |
619c5cb6 | 1209 | static inline int bnx2x_clean_tx_queue(struct bnx2x *bp, |
6383c0b3 | 1210 | struct bnx2x_fp_txdata *txdata) |
619c5cb6 VZ |
1211 | { |
1212 | int cnt = 1000; | |
1213 | ||
6383c0b3 | 1214 | while (bnx2x_has_tx_work_unload(txdata)) { |
619c5cb6 | 1215 | if (!cnt) { |
51c1a580 | 1216 | BNX2X_ERR("timeout waiting for queue[%d]: txdata->tx_pkt_prod(%d) != txdata->tx_pkt_cons(%d)\n", |
6383c0b3 AE |
1217 | txdata->txq_index, txdata->tx_pkt_prod, |
1218 | txdata->tx_pkt_cons); | |
619c5cb6 VZ |
1219 | #ifdef BNX2X_STOP_ON_ERROR |
1220 | bnx2x_panic(); | |
1221 | return -EBUSY; | |
1222 | #else | |
1223 | break; | |
1224 | #endif | |
1225 | } | |
1226 | cnt--; | |
1227 | usleep_range(1000, 1000); | |
1228 | } | |
1229 | ||
1230 | return 0; | |
1231 | } | |
1232 | ||
1ac9e428 YR |
1233 | int bnx2x_get_link_cfg_idx(struct bnx2x *bp); |
1234 | ||
523224a3 DK |
1235 | static inline void __storm_memset_struct(struct bnx2x *bp, |
1236 | u32 addr, size_t size, u32 *data) | |
1237 | { | |
1238 | int i; | |
1239 | for (i = 0; i < size/4; i++) | |
1240 | REG_WR(bp, addr + (i * 4), data[i]); | |
1241 | } | |
1242 | ||
619c5cb6 VZ |
1243 | /** |
1244 | * bnx2x_wait_sp_comp - wait for the outstanding SP commands. | |
1245 | * | |
1246 | * @bp: driver handle | |
1247 | * @mask: bits that need to be cleared | |
1248 | */ | |
1249 | static inline bool bnx2x_wait_sp_comp(struct bnx2x *bp, unsigned long mask) | |
1250 | { | |
1251 | int tout = 5000; /* Wait for 5 secs tops */ | |
1252 | ||
1253 | while (tout--) { | |
1254 | smp_mb(); | |
1255 | netif_addr_lock_bh(bp->dev); | |
1256 | if (!(bp->sp_state & mask)) { | |
1257 | netif_addr_unlock_bh(bp->dev); | |
1258 | return true; | |
1259 | } | |
1260 | netif_addr_unlock_bh(bp->dev); | |
3b7f817e | 1261 | |
619c5cb6 VZ |
1262 | usleep_range(1000, 1000); |
1263 | } | |
1264 | ||
1265 | smp_mb(); | |
1266 | ||
1267 | netif_addr_lock_bh(bp->dev); | |
1268 | if (bp->sp_state & mask) { | |
51c1a580 MS |
1269 | BNX2X_ERR("Filtering completion timed out. sp_state 0x%lx, mask 0x%lx\n", |
1270 | bp->sp_state, mask); | |
619c5cb6 VZ |
1271 | netif_addr_unlock_bh(bp->dev); |
1272 | return false; | |
1273 | } | |
1274 | netif_addr_unlock_bh(bp->dev); | |
3b7f817e | 1275 | |
619c5cb6 | 1276 | return true; |
523224a3 | 1277 | } |
f85582f8 | 1278 | |
619c5cb6 VZ |
1279 | /** |
1280 | * bnx2x_set_ctx_validation - set CDU context validation values | |
1281 | * | |
1282 | * @bp: driver handle | |
1283 | * @cxt: context of the connection on the host memory | |
1284 | * @cid: SW CID of the connection to be configured | |
1285 | */ | |
1286 | void bnx2x_set_ctx_validation(struct bnx2x *bp, struct eth_context *cxt, | |
1287 | u32 cid); | |
1288 | ||
1289 | void bnx2x_update_coalesce_sb_index(struct bnx2x *bp, u8 fw_sb_id, | |
1290 | u8 sb_index, u8 disable, u16 usec); | |
9f6c9258 DK |
1291 | void bnx2x_acquire_phy_lock(struct bnx2x *bp); |
1292 | void bnx2x_release_phy_lock(struct bnx2x *bp); | |
1293 | ||
faa6fcbb | 1294 | /** |
e8920674 | 1295 | * bnx2x_extract_max_cfg - extract MAX BW part from MF configuration. |
faa6fcbb | 1296 | * |
e8920674 DK |
1297 | * @bp: driver handle |
1298 | * @mf_cfg: MF configuration | |
faa6fcbb | 1299 | * |
faa6fcbb DK |
1300 | */ |
1301 | static inline u16 bnx2x_extract_max_cfg(struct bnx2x *bp, u32 mf_cfg) | |
1302 | { | |
1303 | u16 max_cfg = (mf_cfg & FUNC_MF_CFG_MAX_BW_MASK) >> | |
1304 | FUNC_MF_CFG_MAX_BW_SHIFT; | |
1305 | if (!max_cfg) { | |
51c1a580 | 1306 | DP(NETIF_MSG_IFUP | BNX2X_MSG_ETHTOOL, |
96b0accb | 1307 | "Max BW configured to 0 - using 100 instead\n"); |
faa6fcbb DK |
1308 | max_cfg = 100; |
1309 | } | |
1310 | return max_cfg; | |
1311 | } | |
1312 | ||
621b4d66 DK |
1313 | /* checks if HW supports GRO for given MTU */ |
1314 | static inline bool bnx2x_mtu_allows_gro(int mtu) | |
1315 | { | |
1316 | /* gro frags per page */ | |
1317 | int fpp = SGE_PAGE_SIZE / (mtu - ETH_MAX_TPA_HEADER_SIZE); | |
1318 | ||
1319 | /* | |
1320 | * 1. number of frags should not grow above MAX_SKB_FRAGS | |
1321 | * 2. frag must fit the page | |
1322 | */ | |
1323 | return mtu <= SGE_PAGE_SIZE && (U_ETH_SGL_SIZE * fpp) <= MAX_SKB_FRAGS; | |
1324 | } | |
55c11941 | 1325 | |
b306f5ed DK |
1326 | /** |
1327 | * bnx2x_get_iscsi_info - update iSCSI params according to licensing info. | |
1328 | * | |
1329 | * @bp: driver handle | |
1330 | * | |
1331 | */ | |
1332 | void bnx2x_get_iscsi_info(struct bnx2x *bp); | |
00253a8c DK |
1333 | |
1334 | /** | |
1335 | * bnx2x_link_sync_notify - send notification to other functions. | |
1336 | * | |
1337 | * @bp: driver handle | |
1338 | * | |
1339 | */ | |
1340 | static inline void bnx2x_link_sync_notify(struct bnx2x *bp) | |
1341 | { | |
1342 | int func; | |
1343 | int vn; | |
1344 | ||
1345 | /* Set the attention towards other drivers on the same port */ | |
1346 | for (vn = VN_0; vn < BP_MAX_VN_NUM(bp); vn++) { | |
1347 | if (vn == BP_VN(bp)) | |
1348 | continue; | |
1349 | ||
1350 | func = func_by_vn(bp, vn); | |
1351 | REG_WR(bp, MISC_REG_AEU_GENERAL_ATTN_0 + | |
1352 | (LINK_SYNC_ATTENTION_BIT_FUNC_0 + func)*4, 1); | |
1353 | } | |
1354 | } | |
1355 | ||
1356 | /** | |
1357 | * bnx2x_update_drv_flags - update flags in shmem | |
1358 | * | |
1359 | * @bp: driver handle | |
1360 | * @flags: flags to update | |
1361 | * @set: set or clear | |
1362 | * | |
1363 | */ | |
1364 | static inline void bnx2x_update_drv_flags(struct bnx2x *bp, u32 flags, u32 set) | |
1365 | { | |
1366 | if (SHMEM2_HAS(bp, drv_flags)) { | |
1367 | u32 drv_flags; | |
f16da43b | 1368 | bnx2x_acquire_hw_lock(bp, HW_LOCK_RESOURCE_DRV_FLAGS); |
00253a8c DK |
1369 | drv_flags = SHMEM2_RD(bp, drv_flags); |
1370 | ||
1371 | if (set) | |
1372 | SET_FLAGS(drv_flags, flags); | |
1373 | else | |
1374 | RESET_FLAGS(drv_flags, flags); | |
1375 | ||
1376 | SHMEM2_WR(bp, drv_flags, drv_flags); | |
51c1a580 | 1377 | DP(NETIF_MSG_IFUP, "drv_flags 0x%08x\n", drv_flags); |
f16da43b | 1378 | bnx2x_release_hw_lock(bp, HW_LOCK_RESOURCE_DRV_FLAGS); |
00253a8c DK |
1379 | } |
1380 | } | |
1381 | ||
614c76df DK |
1382 | static inline bool bnx2x_is_valid_ether_addr(struct bnx2x *bp, u8 *addr) |
1383 | { | |
55c11941 MS |
1384 | if (is_valid_ether_addr(addr) || |
1385 | (is_zero_ether_addr(addr) && | |
1386 | (IS_MF_STORAGE_SD(bp) || IS_MF_FCOE_AFEX(bp)))) | |
614c76df | 1387 | return true; |
55c11941 | 1388 | |
614c76df DK |
1389 | return false; |
1390 | } | |
1391 | ||
8ca5e17e | 1392 | /** |
2de67439 | 1393 | * bnx2x_fill_fw_str - Fill buffer with FW version string |
8ca5e17e AE |
1394 | * |
1395 | * @bp: driver handle | |
1396 | * @buf: character buffer to fill with the fw name | |
1397 | * @buf_len: length of the above buffer | |
1398 | * | |
1399 | */ | |
1400 | void bnx2x_fill_fw_str(struct bnx2x *bp, char *buf, size_t buf_len); | |
9f6c9258 | 1401 | #endif /* BNX2X_CMN_H */ |