projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
bgmac: register napi before the device
[linux-2.6-block.git] / drivers / net / ethernet / broadcom / bgmac.c
CommitLineData
dd4544f0
RM		 1/*
2 * Driver for (BCM4706)? GBit MAC core on BCMA bus.
3 *
4 * Copyright (C) 2012 Rafał Miłecki <zajec5@gmail.com>
5 *
6 * Licensed under the GNU/GPL. See COPYING for details.
7 */
8
9#include "bgmac.h"
10
11#include <linux/kernel.h>
12#include <linux/module.h>
13#include <linux/delay.h>
14#include <linux/etherdevice.h>
15#include <linux/mii.h>
11e5e76e 16#include <linux/phy.h>
dd4544f0
RM		 17#include <linux/interrupt.h>
18#include <linux/dma-mapping.h>
edb15d83 19#include <bcm47xx_nvram.h>
dd4544f0
RM		 20
21static const struct bcma_device_id bgmac_bcma_tbl[] = {
22 BCMA_CORE(BCMA_MANUF_BCM, BCMA_CORE_4706_MAC_GBIT, BCMA_ANY_REV, BCMA_ANY_CLASS),
23 BCMA_CORE(BCMA_MANUF_BCM, BCMA_CORE_MAC_GBIT, BCMA_ANY_REV, BCMA_ANY_CLASS),
24 BCMA_CORETABLE_END
25};
26MODULE_DEVICE_TABLE(bcma, bgmac_bcma_tbl);
27
28static bool bgmac_wait_value(struct bcma_device *core, u16 reg, u32 mask,
29 u32 value, int timeout)
30{
31 u32 val;
32 int i;
33
34 for (i = 0; i < timeout / 10; i++) {
35 val = bcma_read32(core, reg);
36 if ((val & mask) == value)
37 return true;
38 udelay(10);
39 }
40 pr_err("Timeout waiting for reg 0x%X\n", reg);
41 return false;
42}
43
44/**************************************************
45 * DMA
46 **************************************************/
47
48static void bgmac_dma_tx_reset(struct bgmac *bgmac, struct bgmac_dma_ring *ring)
49{
50 u32 val;
51 int i;
52
53 if (!ring->mmio_base)
54 return;
55
56 /* Suspend DMA TX ring first.
57 * bgmac_wait_value doesn't support waiting for any of few values, so
58 * implement whole loop here.
59 */
60 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL,
61 BGMAC_DMA_TX_SUSPEND);
62 for (i = 0; i < 10000 / 10; i++) {
63 val = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS);
64 val &= BGMAC_DMA_TX_STAT;
65 if (val == BGMAC_DMA_TX_STAT_DISABLED ||
66 val == BGMAC_DMA_TX_STAT_IDLEWAIT ||
67 val == BGMAC_DMA_TX_STAT_STOPPED) {
68 i = 0;
69 break;
70 }
71 udelay(10);
72 }
73 if (i)
74 bgmac_err(bgmac, "Timeout suspending DMA TX ring 0x%X (BGMAC_DMA_TX_STAT: 0x%08X)\n",
75 ring->mmio_base, val);
76
77 /* Remove SUSPEND bit */
78 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, 0);
79 if (!bgmac_wait_value(bgmac->core,
80 ring->mmio_base + BGMAC_DMA_TX_STATUS,
81 BGMAC_DMA_TX_STAT, BGMAC_DMA_TX_STAT_DISABLED,
82 10000)) {
83 bgmac_warn(bgmac, "DMA TX ring 0x%X wasn't disabled on time, waiting additional 300us\n",
84 ring->mmio_base);
85 udelay(300);
86 val = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS);
87 if ((val & BGMAC_DMA_TX_STAT) != BGMAC_DMA_TX_STAT_DISABLED)
88 bgmac_err(bgmac, "Reset of DMA TX ring 0x%X failed\n",
89 ring->mmio_base);
90 }
91}
92
93static void bgmac_dma_tx_enable(struct bgmac *bgmac,
94 struct bgmac_dma_ring *ring)
95{
96 u32 ctl;
97
98 ctl = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL);
56ceecde
HM		 99 if (bgmac->core->id.rev >= 4) {
100 ctl &= ~BGMAC_DMA_TX_BL_MASK;
101 ctl |= BGMAC_DMA_TX_BL_128 << BGMAC_DMA_TX_BL_SHIFT;
102
103 ctl &= ~BGMAC_DMA_TX_MR_MASK;
104 ctl |= BGMAC_DMA_TX_MR_2 << BGMAC_DMA_TX_MR_SHIFT;
105
106 ctl &= ~BGMAC_DMA_TX_PC_MASK;
107 ctl |= BGMAC_DMA_TX_PC_16 << BGMAC_DMA_TX_PC_SHIFT;
108
109 ctl &= ~BGMAC_DMA_TX_PT_MASK;
110 ctl |= BGMAC_DMA_TX_PT_8 << BGMAC_DMA_TX_PT_SHIFT;
111 }
dd4544f0
RM		 112 ctl |= BGMAC_DMA_TX_ENABLE;
113 ctl |= BGMAC_DMA_TX_PARITY_DISABLE;
114 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, ctl);
115}
116
117static netdev_tx_t bgmac_dma_tx_add(struct bgmac *bgmac,
118 struct bgmac_dma_ring *ring,
119 struct sk_buff *skb)
120{
121 struct device *dma_dev = bgmac->core->dma_dev;
122 struct net_device *net_dev = bgmac->net_dev;
123 struct bgmac_dma_desc *dma_desc;
124 struct bgmac_slot_info *slot;
125 u32 ctl0, ctl1;
126 int free_slots;
127
128 if (skb->len > BGMAC_DESC_CTL1_LEN) {
129 bgmac_err(bgmac, "Too long skb (%d)\n", skb->len);
130 goto err_stop_drop;
131 }
132
133 if (ring->start <= ring->end)
134 free_slots = ring->start - ring->end + BGMAC_TX_RING_SLOTS;
135 else
136 free_slots = ring->start - ring->end;
137 if (free_slots == 1) {
138 bgmac_err(bgmac, "TX ring is full, queue should be stopped!\n");
139 netif_stop_queue(net_dev);
140 return NETDEV_TX_BUSY;
141 }
142
143 slot = &ring->slots[ring->end];
144 slot->skb = skb;
145 slot->dma_addr = dma_map_single(dma_dev, skb->data, skb->len,
146 DMA_TO_DEVICE);
147 if (dma_mapping_error(dma_dev, slot->dma_addr)) {
148 bgmac_err(bgmac, "Mapping error of skb on ring 0x%X\n",
149 ring->mmio_base);
150 goto err_stop_drop;
151 }
152
153 ctl0 = BGMAC_DESC_CTL0_IOC | BGMAC_DESC_CTL0_SOF | BGMAC_DESC_CTL0_EOF;
154 if (ring->end == ring->num_slots - 1)
155 ctl0 |= BGMAC_DESC_CTL0_EOT;
156 ctl1 = skb->len & BGMAC_DESC_CTL1_LEN;
157
158 dma_desc = ring->cpu_base;
159 dma_desc += ring->end;
160 dma_desc->addr_low = cpu_to_le32(lower_32_bits(slot->dma_addr));
161 dma_desc->addr_high = cpu_to_le32(upper_32_bits(slot->dma_addr));
162 dma_desc->ctl0 = cpu_to_le32(ctl0);
163 dma_desc->ctl1 = cpu_to_le32(ctl1);
164
49a467b4
HM		 165 netdev_sent_queue(net_dev, skb->len);
166
dd4544f0
RM		 167 wmb();
168
169 /* Increase ring->end to point empty slot. We tell hardware the first
170 * slot it should *not* read.
171 */
172 if (++ring->end >= BGMAC_TX_RING_SLOTS)
173 ring->end = 0;
174 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_INDEX,
9900303e 175 ring->index_base +
dd4544f0
RM		 176 ring->end * sizeof(struct bgmac_dma_desc));
177
178 /* Always keep one slot free to allow detecting bugged calls. */
179 if (--free_slots == 1)
180 netif_stop_queue(net_dev);
181
182 return NETDEV_TX_OK;
183
184err_stop_drop:
185 netif_stop_queue(net_dev);
186 dev_kfree_skb(skb);
187 return NETDEV_TX_OK;
188}
189
190/* Free transmitted packets */
191static void bgmac_dma_tx_free(struct bgmac *bgmac, struct bgmac_dma_ring *ring)
192{
193 struct device *dma_dev = bgmac->core->dma_dev;
194 int empty_slot;
195 bool freed = false;
49a467b4 196 unsigned bytes_compl = 0, pkts_compl = 0;
dd4544f0
RM		 197
198 /* The last slot that hardware didn't consume yet */
199 empty_slot = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS);
200 empty_slot &= BGMAC_DMA_TX_STATDPTR;
9900303e
RM		 201 empty_slot -= ring->index_base;
202 empty_slot &= BGMAC_DMA_TX_STATDPTR;
dd4544f0
RM		 203 empty_slot /= sizeof(struct bgmac_dma_desc);
204
205 while (ring->start != empty_slot) {
206 struct bgmac_slot_info *slot = &ring->slots[ring->start];
207
208 if (slot->skb) {
209 /* Unmap no longer used buffer */
210 dma_unmap_single(dma_dev, slot->dma_addr,
211 slot->skb->len, DMA_TO_DEVICE);
212 slot->dma_addr = 0;
213
49a467b4
HM		 214 bytes_compl += slot->skb->len;
215 pkts_compl++;
216
dd4544f0
RM		 217 /* Free memory! :) */
218 dev_kfree_skb(slot->skb);
219 slot->skb = NULL;
220 } else {
221 bgmac_err(bgmac, "Hardware reported transmission for empty TX ring slot %d! End of ring: %d\n",
222 ring->start, ring->end);
223 }
224
225 if (++ring->start >= BGMAC_TX_RING_SLOTS)
226 ring->start = 0;
227 freed = true;
228 }
229
49a467b4
HM		 230 netdev_completed_queue(bgmac->net_dev, pkts_compl, bytes_compl);
231
dd4544f0
RM		 232 if (freed && netif_queue_stopped(bgmac->net_dev))
233 netif_wake_queue(bgmac->net_dev);
234}
235
236static void bgmac_dma_rx_reset(struct bgmac *bgmac, struct bgmac_dma_ring *ring)
237{
238 if (!ring->mmio_base)
239 return;
240
241 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL, 0);
242 if (!bgmac_wait_value(bgmac->core,
243 ring->mmio_base + BGMAC_DMA_RX_STATUS,
244 BGMAC_DMA_RX_STAT, BGMAC_DMA_RX_STAT_DISABLED,
245 10000))
246 bgmac_err(bgmac, "Reset of ring 0x%X RX failed\n",
247 ring->mmio_base);
248}
249
250static void bgmac_dma_rx_enable(struct bgmac *bgmac,
251 struct bgmac_dma_ring *ring)
252{
253 u32 ctl;
254
255 ctl = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL);
56ceecde
HM		 256 if (bgmac->core->id.rev >= 4) {
257 ctl &= ~BGMAC_DMA_RX_BL_MASK;
258 ctl |= BGMAC_DMA_RX_BL_128 << BGMAC_DMA_RX_BL_SHIFT;
259
260 ctl &= ~BGMAC_DMA_RX_PC_MASK;
261 ctl |= BGMAC_DMA_RX_PC_8 << BGMAC_DMA_RX_PC_SHIFT;
262
263 ctl &= ~BGMAC_DMA_RX_PT_MASK;
264 ctl |= BGMAC_DMA_RX_PT_1 << BGMAC_DMA_RX_PT_SHIFT;
265 }
dd4544f0
RM		 266 ctl &= BGMAC_DMA_RX_ADDREXT_MASK;
267 ctl |= BGMAC_DMA_RX_ENABLE;
268 ctl |= BGMAC_DMA_RX_PARITY_DISABLE;
269 ctl |= BGMAC_DMA_RX_OVERFLOW_CONT;
270 ctl |= BGMAC_RX_FRAME_OFFSET << BGMAC_DMA_RX_FRAME_OFFSET_SHIFT;
271 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL, ctl);
272}
273
274static int bgmac_dma_rx_skb_for_slot(struct bgmac *bgmac,
275 struct bgmac_slot_info *slot)
276{
277 struct device *dma_dev = bgmac->core->dma_dev;
b757a62e
NH		 278 struct sk_buff *skb;
279 dma_addr_t dma_addr;
dd4544f0
RM		 280 struct bgmac_rx_header *rx;
281
282 /* Alloc skb */
b757a62e
NH		 283 skb = netdev_alloc_skb(bgmac->net_dev, BGMAC_RX_BUF_SIZE);
284 if (!skb)
dd4544f0 285 return -ENOMEM;
dd4544f0
RM		 286
287 /* Poison - if everything goes fine, hardware will overwrite it */
b757a62e 288 rx = (struct bgmac_rx_header *)skb->data;
dd4544f0
RM		 289 rx->len = cpu_to_le16(0xdead);
290 rx->flags = cpu_to_le16(0xbeef);
291
292 /* Map skb for the DMA */
b757a62e
NH		 293 dma_addr = dma_map_single(dma_dev, skb->data,
294 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
295 if (dma_mapping_error(dma_dev, dma_addr)) {
dd4544f0 296 bgmac_err(bgmac, "DMA mapping error\n");
b757a62e 297 dev_kfree_skb(skb);
dd4544f0
RM		 298 return -ENOMEM;
299 }
b757a62e
NH		 300
301 /* Update the slot */
302 slot->skb = skb;
303 slot->dma_addr = dma_addr;
304
dd4544f0
RM		 305 if (slot->dma_addr & 0xC0000000)
306 bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");
307
308 return 0;
309}
310
d549c76b
RM		 311static void bgmac_dma_rx_setup_desc(struct bgmac *bgmac,
312 struct bgmac_dma_ring *ring, int desc_idx)
313{
314 struct bgmac_dma_desc *dma_desc = ring->cpu_base + desc_idx;
315 u32 ctl0 = 0, ctl1 = 0;
316
317 if (desc_idx == ring->num_slots - 1)
318 ctl0 |= BGMAC_DESC_CTL0_EOT;
319 ctl1 |= BGMAC_RX_BUF_SIZE & BGMAC_DESC_CTL1_LEN;
320 /* Is there any BGMAC device that requires extension? */
321 /* ctl1 |= (addrext << B43_DMA64_DCTL1_ADDREXT_SHIFT) &
322 * B43_DMA64_DCTL1_ADDREXT_MASK;
323 */
324
325 dma_desc->addr_low = cpu_to_le32(lower_32_bits(ring->slots[desc_idx].dma_addr));
326 dma_desc->addr_high = cpu_to_le32(upper_32_bits(ring->slots[desc_idx].dma_addr));
327 dma_desc->ctl0 = cpu_to_le32(ctl0);
328 dma_desc->ctl1 = cpu_to_le32(ctl1);
329}
330
dd4544f0
RM		 331static int bgmac_dma_rx_read(struct bgmac *bgmac, struct bgmac_dma_ring *ring,
332 int weight)
333{
334 u32 end_slot;
335 int handled = 0;
336
337 end_slot = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_STATUS);
338 end_slot &= BGMAC_DMA_RX_STATDPTR;
9900303e
RM		 339 end_slot -= ring->index_base;
340 end_slot &= BGMAC_DMA_RX_STATDPTR;
dd4544f0
RM		 341 end_slot /= sizeof(struct bgmac_dma_desc);
342
343 ring->end = end_slot;
344
345 while (ring->start != ring->end) {
346 struct device *dma_dev = bgmac->core->dma_dev;
347 struct bgmac_slot_info *slot = &ring->slots[ring->start];
348 struct sk_buff *skb = slot->skb;
dd4544f0
RM		 349 struct bgmac_rx_header *rx;
350 u16 len, flags;
351
352 /* Unmap buffer to make it accessible to the CPU */
353 dma_sync_single_for_cpu(dma_dev, slot->dma_addr,
354 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
355
356 /* Get info from the header */
357 rx = (struct bgmac_rx_header *)skb->data;
358 len = le16_to_cpu(rx->len);
359 flags = le16_to_cpu(rx->flags);
360
92b9ccd3
RM		 361 do {
362 dma_addr_t old_dma_addr = slot->dma_addr;
363 int err;
364
365 /* Check for poison and drop or pass the packet */
366 if (len == 0xdead && flags == 0xbeef) {
367 bgmac_err(bgmac, "Found poisoned packet at slot %d, DMA issue!\n",
368 ring->start);
369 dma_sync_single_for_device(dma_dev,
370 slot->dma_addr,
371 BGMAC_RX_BUF_SIZE,
372 DMA_FROM_DEVICE);
373 break;
374 }
375
02e71127
HM		 376 /* Omit CRC. */
377 len -= ETH_FCS_LEN;
378
92b9ccd3
RM		 379 /* Prepare new skb as replacement */
380 err = bgmac_dma_rx_skb_for_slot(bgmac, slot);
381 if (err) {
382 /* Poison the old skb */
383 rx->len = cpu_to_le16(0xdead);
384 rx->flags = cpu_to_le16(0xbeef);
385
386 dma_sync_single_for_device(dma_dev,
387 slot->dma_addr,
388 BGMAC_RX_BUF_SIZE,
389 DMA_FROM_DEVICE);
390 break;
dd4544f0 391 }
92b9ccd3 392 bgmac_dma_rx_setup_desc(bgmac, ring, ring->start);
dd4544f0 393
92b9ccd3
RM		 394 /* Unmap old skb, we'll pass it to the netfif */
395 dma_unmap_single(dma_dev, old_dma_addr,
396 BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE);
397
398 skb_put(skb, BGMAC_RX_FRAME_OFFSET + len);
399 skb_pull(skb, BGMAC_RX_FRAME_OFFSET);
dd4544f0 400
92b9ccd3
RM		 401 skb_checksum_none_assert(skb);
402 skb->protocol = eth_type_trans(skb, bgmac->net_dev);
403 netif_receive_skb(skb);
404 handled++;
405 } while (0);
dd4544f0
RM		 406
407 if (++ring->start >= BGMAC_RX_RING_SLOTS)
408 ring->start = 0;
409
410 if (handled >= weight) /* Should never be greater */
411 break;
412 }
413
414 return handled;
415}
416
417/* Does ring support unaligned addressing? */
418static bool bgmac_dma_unaligned(struct bgmac *bgmac,
419 struct bgmac_dma_ring *ring,
420 enum bgmac_dma_ring_type ring_type)
421{
422 switch (ring_type) {
423 case BGMAC_DMA_RING_TX:
424 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO,
425 0xff0);
426 if (bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO))
427 return true;
428 break;
429 case BGMAC_DMA_RING_RX:
430 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO,
431 0xff0);
432 if (bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO))
433 return true;
434 break;
435 }
436 return false;
437}
438
439static void bgmac_dma_ring_free(struct bgmac *bgmac,
440 struct bgmac_dma_ring *ring)
441{
442 struct device *dma_dev = bgmac->core->dma_dev;
443 struct bgmac_slot_info *slot;
444 int size;
445 int i;
446
447 for (i = 0; i < ring->num_slots; i++) {
448 slot = &ring->slots[i];
449 if (slot->skb) {
450 if (slot->dma_addr)
451 dma_unmap_single(dma_dev, slot->dma_addr,
452 slot->skb->len, DMA_TO_DEVICE);
453 dev_kfree_skb(slot->skb);
454 }
455 }
456
457 if (ring->cpu_base) {
458 /* Free ring of descriptors */
459 size = ring->num_slots * sizeof(struct bgmac_dma_desc);
460 dma_free_coherent(dma_dev, size, ring->cpu_base,
461 ring->dma_base);
462 }
463}
464
465static void bgmac_dma_free(struct bgmac *bgmac)
466{
467 int i;
468
469 for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
470 bgmac_dma_ring_free(bgmac, &bgmac->tx_ring[i]);
471 for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
472 bgmac_dma_ring_free(bgmac, &bgmac->rx_ring[i]);
473}
474
475static int bgmac_dma_alloc(struct bgmac *bgmac)
476{
477 struct device *dma_dev = bgmac->core->dma_dev;
478 struct bgmac_dma_ring *ring;
479 static const u16 ring_base[] = { BGMAC_DMA_BASE0, BGMAC_DMA_BASE1,
480 BGMAC_DMA_BASE2, BGMAC_DMA_BASE3, };
481 int size; /* ring size: different for Tx and Rx */
482 int err;
483 int i;
484
485 BUILD_BUG_ON(BGMAC_MAX_TX_RINGS > ARRAY_SIZE(ring_base));
486 BUILD_BUG_ON(BGMAC_MAX_RX_RINGS > ARRAY_SIZE(ring_base));
487
488 if (!(bcma_aread32(bgmac->core, BCMA_IOST) & BCMA_IOST_DMA64)) {
489 bgmac_err(bgmac, "Core does not report 64-bit DMA\n");
490 return -ENOTSUPP;
491 }
492
493 for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
494 ring = &bgmac->tx_ring[i];
495 ring->num_slots = BGMAC_TX_RING_SLOTS;
496 ring->mmio_base = ring_base[i];
dd4544f0
RM		 497
498 /* Alloc ring of descriptors */
499 size = ring->num_slots * sizeof(struct bgmac_dma_desc);
500 ring->cpu_base = dma_zalloc_coherent(dma_dev, size,
501 &ring->dma_base,
502 GFP_KERNEL);
503 if (!ring->cpu_base) {
504 bgmac_err(bgmac, "Allocation of TX ring 0x%X failed\n",
505 ring->mmio_base);
506 goto err_dma_free;
507 }
508 if (ring->dma_base & 0xC0000000)
509 bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");
510
9900303e
RM		 511 ring->unaligned = bgmac_dma_unaligned(bgmac, ring,
512 BGMAC_DMA_RING_TX);
513 if (ring->unaligned)
514 ring->index_base = lower_32_bits(ring->dma_base);
515 else
516 ring->index_base = 0;
517
dd4544f0
RM		 518 /* No need to alloc TX slots yet */
519 }
520
521 for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
70a737b7
RM		 522 int j;
523
dd4544f0
RM		 524 ring = &bgmac->rx_ring[i];
525 ring->num_slots = BGMAC_RX_RING_SLOTS;
526 ring->mmio_base = ring_base[i];
dd4544f0
RM		 527
528 /* Alloc ring of descriptors */
529 size = ring->num_slots * sizeof(struct bgmac_dma_desc);
530 ring->cpu_base = dma_zalloc_coherent(dma_dev, size,
531 &ring->dma_base,
532 GFP_KERNEL);
533 if (!ring->cpu_base) {
534 bgmac_err(bgmac, "Allocation of RX ring 0x%X failed\n",
535 ring->mmio_base);
536 err = -ENOMEM;
537 goto err_dma_free;
538 }
539 if (ring->dma_base & 0xC0000000)
540 bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n");
541
9900303e
RM		 542 ring->unaligned = bgmac_dma_unaligned(bgmac, ring,
543 BGMAC_DMA_RING_RX);
544 if (ring->unaligned)
545 ring->index_base = lower_32_bits(ring->dma_base);
546 else
547 ring->index_base = 0;
548
dd4544f0 549 /* Alloc RX slots */
70a737b7
RM		 550 for (j = 0; j < ring->num_slots; j++) {
551 err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[j]);
dd4544f0
RM		 552 if (err) {
553 bgmac_err(bgmac, "Can't allocate skb for slot in RX ring\n");
554 goto err_dma_free;
555 }
556 }
557 }
558
559 return 0;
560
561err_dma_free:
562 bgmac_dma_free(bgmac);
563 return -ENOMEM;
564}
565
566static void bgmac_dma_init(struct bgmac *bgmac)
567{
568 struct bgmac_dma_ring *ring;
dd4544f0
RM		 569 int i;
570
571 for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) {
572 ring = &bgmac->tx_ring[i];
573
9900303e
RM		 574 if (!ring->unaligned)
575 bgmac_dma_tx_enable(bgmac, ring);
dd4544f0
RM		 576 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO,
577 lower_32_bits(ring->dma_base));
578 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGHI,
579 upper_32_bits(ring->dma_base));
9900303e
RM		 580 if (ring->unaligned)
581 bgmac_dma_tx_enable(bgmac, ring);
dd4544f0
RM		 582
583 ring->start = 0;
584 ring->end = 0; /* Points the slot that should *not* be read */
585 }
586
587 for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
70a737b7
RM		 588 int j;
589
dd4544f0
RM		 590 ring = &bgmac->rx_ring[i];
591
9900303e
RM		 592 if (!ring->unaligned)
593 bgmac_dma_rx_enable(bgmac, ring);
dd4544f0
RM		 594 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO,
595 lower_32_bits(ring->dma_base));
596 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGHI,
597 upper_32_bits(ring->dma_base));
9900303e
RM		 598 if (ring->unaligned)
599 bgmac_dma_rx_enable(bgmac, ring);
dd4544f0 600
d549c76b
RM		 601 for (j = 0; j < ring->num_slots; j++)
602 bgmac_dma_rx_setup_desc(bgmac, ring, j);
dd4544f0
RM		 603
604 bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_INDEX,
9900303e 605 ring->index_base +
dd4544f0
RM		 606 ring->num_slots * sizeof(struct bgmac_dma_desc));
607
608 ring->start = 0;
609 ring->end = 0;
610 }
611}
612
613/**************************************************
614 * PHY ops
615 **************************************************/
616
217a55a3 617static u16 bgmac_phy_read(struct bgmac *bgmac, u8 phyaddr, u8 reg)
dd4544f0
RM		 618{
619 struct bcma_device *core;
620 u16 phy_access_addr;
621 u16 phy_ctl_addr;
622 u32 tmp;
623
624 BUILD_BUG_ON(BGMAC_PA_DATA_MASK != BCMA_GMAC_CMN_PA_DATA_MASK);
625 BUILD_BUG_ON(BGMAC_PA_ADDR_MASK != BCMA_GMAC_CMN_PA_ADDR_MASK);
626 BUILD_BUG_ON(BGMAC_PA_ADDR_SHIFT != BCMA_GMAC_CMN_PA_ADDR_SHIFT);
627 BUILD_BUG_ON(BGMAC_PA_REG_MASK != BCMA_GMAC_CMN_PA_REG_MASK);
628 BUILD_BUG_ON(BGMAC_PA_REG_SHIFT != BCMA_GMAC_CMN_PA_REG_SHIFT);
629 BUILD_BUG_ON(BGMAC_PA_WRITE != BCMA_GMAC_CMN_PA_WRITE);
630 BUILD_BUG_ON(BGMAC_PA_START != BCMA_GMAC_CMN_PA_START);
631 BUILD_BUG_ON(BGMAC_PC_EPA_MASK != BCMA_GMAC_CMN_PC_EPA_MASK);
632 BUILD_BUG_ON(BGMAC_PC_MCT_MASK != BCMA_GMAC_CMN_PC_MCT_MASK);
633 BUILD_BUG_ON(BGMAC_PC_MCT_SHIFT != BCMA_GMAC_CMN_PC_MCT_SHIFT);
634 BUILD_BUG_ON(BGMAC_PC_MTE != BCMA_GMAC_CMN_PC_MTE);
635
636 if (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT) {
637 core = bgmac->core->bus->drv_gmac_cmn.core;
638 phy_access_addr = BCMA_GMAC_CMN_PHY_ACCESS;
639 phy_ctl_addr = BCMA_GMAC_CMN_PHY_CTL;
640 } else {
641 core = bgmac->core;
642 phy_access_addr = BGMAC_PHY_ACCESS;
643 phy_ctl_addr = BGMAC_PHY_CNTL;
644 }
645
646 tmp = bcma_read32(core, phy_ctl_addr);
647 tmp &= ~BGMAC_PC_EPA_MASK;
648 tmp |= phyaddr;
649 bcma_write32(core, phy_ctl_addr, tmp);
650
651 tmp = BGMAC_PA_START;
652 tmp |= phyaddr << BGMAC_PA_ADDR_SHIFT;
653 tmp |= reg << BGMAC_PA_REG_SHIFT;
654 bcma_write32(core, phy_access_addr, tmp);
655
656 if (!bgmac_wait_value(core, phy_access_addr, BGMAC_PA_START, 0, 1000)) {
657 bgmac_err(bgmac, "Reading PHY %d register 0x%X failed\n",
658 phyaddr, reg);
659 return 0xffff;
660 }
661
662 return bcma_read32(core, phy_access_addr) & BGMAC_PA_DATA_MASK;
663}
664
665/* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphywr */
217a55a3 666static int bgmac_phy_write(struct bgmac *bgmac, u8 phyaddr, u8 reg, u16 value)
dd4544f0
RM		 667{
668 struct bcma_device *core;
669 u16 phy_access_addr;
670 u16 phy_ctl_addr;
671 u32 tmp;
672
673 if (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT) {
674 core = bgmac->core->bus->drv_gmac_cmn.core;
675 phy_access_addr = BCMA_GMAC_CMN_PHY_ACCESS;
676 phy_ctl_addr = BCMA_GMAC_CMN_PHY_CTL;
677 } else {
678 core = bgmac->core;
679 phy_access_addr = BGMAC_PHY_ACCESS;
680 phy_ctl_addr = BGMAC_PHY_CNTL;
681 }
682
683 tmp = bcma_read32(core, phy_ctl_addr);
684 tmp &= ~BGMAC_PC_EPA_MASK;
685 tmp |= phyaddr;
686 bcma_write32(core, phy_ctl_addr, tmp);
687
688 bgmac_write(bgmac, BGMAC_INT_STATUS, BGMAC_IS_MDIO);
689 if (bgmac_read(bgmac, BGMAC_INT_STATUS) & BGMAC_IS_MDIO)
690 bgmac_warn(bgmac, "Error setting MDIO int\n");
691
692 tmp = BGMAC_PA_START;
693 tmp |= BGMAC_PA_WRITE;
694 tmp |= phyaddr << BGMAC_PA_ADDR_SHIFT;
695 tmp |= reg << BGMAC_PA_REG_SHIFT;
696 tmp |= value;
697 bcma_write32(core, phy_access_addr, tmp);
698
217a55a3 699 if (!bgmac_wait_value(core, phy_access_addr, BGMAC_PA_START, 0, 1000)) {
dd4544f0
RM		 700 bgmac_err(bgmac, "Writing to PHY %d register 0x%X failed\n",
701 phyaddr, reg);
217a55a3
RM		 702 return -ETIMEDOUT;
703 }
704
705 return 0;
dd4544f0
RM		 706}
707
dd4544f0
RM		 708/* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyinit */
709static void bgmac_phy_init(struct bgmac *bgmac)
710{
711 struct bcma_chipinfo *ci = &bgmac->core->bus->chipinfo;
712 struct bcma_drv_cc *cc = &bgmac->core->bus->drv_cc;
713 u8 i;
714
715 if (ci->id == BCMA_CHIP_ID_BCM5356) {
716 for (i = 0; i < 5; i++) {
717 bgmac_phy_write(bgmac, i, 0x1f, 0x008b);
718 bgmac_phy_write(bgmac, i, 0x15, 0x0100);
719 bgmac_phy_write(bgmac, i, 0x1f, 0x000f);
720 bgmac_phy_write(bgmac, i, 0x12, 0x2aaa);
721 bgmac_phy_write(bgmac, i, 0x1f, 0x000b);
722 }
723 }
724 if ((ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg != 10) ||
725 (ci->id == BCMA_CHIP_ID_BCM4749 && ci->pkg != 10) ||
726 (ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg != 9)) {
727 bcma_chipco_chipctl_maskset(cc, 2, ~0xc0000000, 0);
728 bcma_chipco_chipctl_maskset(cc, 4, ~0x80000000, 0);
729 for (i = 0; i < 5; i++) {
730 bgmac_phy_write(bgmac, i, 0x1f, 0x000f);
731 bgmac_phy_write(bgmac, i, 0x16, 0x5284);
732 bgmac_phy_write(bgmac, i, 0x1f, 0x000b);
733 bgmac_phy_write(bgmac, i, 0x17, 0x0010);
734 bgmac_phy_write(bgmac, i, 0x1f, 0x000f);
735 bgmac_phy_write(bgmac, i, 0x16, 0x5296);
736 bgmac_phy_write(bgmac, i, 0x17, 0x1073);
737 bgmac_phy_write(bgmac, i, 0x17, 0x9073);
738 bgmac_phy_write(bgmac, i, 0x16, 0x52b6);
739 bgmac_phy_write(bgmac, i, 0x17, 0x9273);
740 bgmac_phy_write(bgmac, i, 0x1f, 0x000b);
741 }
742 }
743}
744
745/* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyreset */
746static void bgmac_phy_reset(struct bgmac *bgmac)
747{
748 if (bgmac->phyaddr == BGMAC_PHY_NOREGS)
749 return;
750
5322dbf0 751 bgmac_phy_write(bgmac, bgmac->phyaddr, MII_BMCR, BMCR_RESET);
dd4544f0 752 udelay(100);
5322dbf0 753 if (bgmac_phy_read(bgmac, bgmac->phyaddr, MII_BMCR) & BMCR_RESET)
dd4544f0
RM		 754 bgmac_err(bgmac, "PHY reset failed\n");
755 bgmac_phy_init(bgmac);
756}
757
758/**************************************************
759 * Chip ops
760 **************************************************/
761
762/* TODO: can we just drop @force? Can we don't reset MAC at all if there is
763 * nothing to change? Try if after stabilizng driver.
764 */
765static void bgmac_cmdcfg_maskset(struct bgmac *bgmac, u32 mask, u32 set,
766 bool force)
767{
768 u32 cmdcfg = bgmac_read(bgmac, BGMAC_CMDCFG);
769 u32 new_val = (cmdcfg & mask) | set;
770
48e07fbe 771 bgmac_set(bgmac, BGMAC_CMDCFG, BGMAC_CMDCFG_SR(bgmac->core->id.rev));
dd4544f0
RM		 772 udelay(2);
773
774 if (new_val != cmdcfg || force)
775 bgmac_write(bgmac, BGMAC_CMDCFG, new_val);
776
48e07fbe 777 bgmac_mask(bgmac, BGMAC_CMDCFG, ~BGMAC_CMDCFG_SR(bgmac->core->id.rev));
dd4544f0
RM		 778 udelay(2);
779}
780
4e209001
HM		 781static void bgmac_write_mac_address(struct bgmac *bgmac, u8 *addr)
782{
783 u32 tmp;
784
785 tmp = (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) | addr[3];
786 bgmac_write(bgmac, BGMAC_MACADDR_HIGH, tmp);
787 tmp = (addr[4] << 8) | addr[5];
788 bgmac_write(bgmac, BGMAC_MACADDR_LOW, tmp);
789}
790
c6edfe10
HM		 791static void bgmac_set_rx_mode(struct net_device *net_dev)
792{
793 struct bgmac *bgmac = netdev_priv(net_dev);
794
795 if (net_dev->flags & IFF_PROMISC)
e9ba1039 796 bgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_PROM, true);
c6edfe10 797 else
e9ba1039 798 bgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_PROM, 0, true);
c6edfe10
HM		 799}
800
dd4544f0
RM		 801#if 0 /* We don't use that regs yet */
802static void bgmac_chip_stats_update(struct bgmac *bgmac)
803{
804 int i;
805
806 if (bgmac->core->id.id != BCMA_CORE_4706_MAC_GBIT) {
807 for (i = 0; i < BGMAC_NUM_MIB_TX_REGS; i++)
808 bgmac->mib_tx_regs[i] =
809 bgmac_read(bgmac,
810 BGMAC_TX_GOOD_OCTETS + (i * 4));
811 for (i = 0; i < BGMAC_NUM_MIB_RX_REGS; i++)
812 bgmac->mib_rx_regs[i] =
813 bgmac_read(bgmac,
814 BGMAC_RX_GOOD_OCTETS + (i * 4));
815 }
816
817 /* TODO: what else? how to handle BCM4706? Specs are needed */
818}
819#endif
820
821static void bgmac_clear_mib(struct bgmac *bgmac)
822{
823 int i;
824
825 if (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT)
826 return;
827
828 bgmac_set(bgmac, BGMAC_DEV_CTL, BGMAC_DC_MROR);
829 for (i = 0; i < BGMAC_NUM_MIB_TX_REGS; i++)
830 bgmac_read(bgmac, BGMAC_TX_GOOD_OCTETS + (i * 4));
831 for (i = 0; i < BGMAC_NUM_MIB_RX_REGS; i++)
832 bgmac_read(bgmac, BGMAC_RX_GOOD_OCTETS + (i * 4));
833}
834
835/* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/gmac_speed */
5824d2d1 836static void bgmac_mac_speed(struct bgmac *bgmac)
dd4544f0
RM		 837{
838 u32 mask = ~(BGMAC_CMDCFG_ES_MASK | BGMAC_CMDCFG_HD);
839 u32 set = 0;
840
5824d2d1
RM		 841 switch (bgmac->mac_speed) {
842 case SPEED_10:
dd4544f0 843 set |= BGMAC_CMDCFG_ES_10;
5824d2d1
RM		 844 break;
845 case SPEED_100:
dd4544f0 846 set |= BGMAC_CMDCFG_ES_100;
5824d2d1
RM		 847 break;
848 case SPEED_1000:
dd4544f0 849 set |= BGMAC_CMDCFG_ES_1000;
5824d2d1 850 break;
6df4aff9
HM		 851 case SPEED_2500:
852 set |= BGMAC_CMDCFG_ES_2500;
853 break;
5824d2d1
RM		 854 default:
855 bgmac_err(bgmac, "Unsupported speed: %d\n", bgmac->mac_speed);
856 }
857
858 if (bgmac->mac_duplex == DUPLEX_HALF)
dd4544f0 859 set |= BGMAC_CMDCFG_HD;
5824d2d1 860
dd4544f0
RM		 861 bgmac_cmdcfg_maskset(bgmac, mask, set, true);
862}
863
864static void bgmac_miiconfig(struct bgmac *bgmac)
865{
6df4aff9
HM		 866 struct bcma_device *core = bgmac->core;
867 struct bcma_chipinfo *ci = &core->bus->chipinfo;
868 u8 imode;
869
870 if (ci->id == BCMA_CHIP_ID_BCM4707 ||
871 ci->id == BCMA_CHIP_ID_BCM53018) {
872 bcma_awrite32(core, BCMA_IOCTL,
873 bcma_aread32(core, BCMA_IOCTL) | 0x40 |
874 BGMAC_BCMA_IOCTL_SW_CLKEN);
875 bgmac->mac_speed = SPEED_2500;
5824d2d1
RM		 876 bgmac->mac_duplex = DUPLEX_FULL;
877 bgmac_mac_speed(bgmac);
6df4aff9
HM		 878 } else {
879 imode = (bgmac_read(bgmac, BGMAC_DEV_STATUS) &
880 BGMAC_DS_MM_MASK) >> BGMAC_DS_MM_SHIFT;
881 if (imode == 0 || imode == 1) {
882 bgmac->mac_speed = SPEED_100;
883 bgmac->mac_duplex = DUPLEX_FULL;
884 bgmac_mac_speed(bgmac);
885 }
dd4544f0
RM		 886 }
887}
888
889/* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipreset */
890static void bgmac_chip_reset(struct bgmac *bgmac)
891{
892 struct bcma_device *core = bgmac->core;
893 struct bcma_bus *bus = core->bus;
894 struct bcma_chipinfo *ci = &bus->chipinfo;
6df4aff9 895 u32 flags;
dd4544f0
RM		 896 u32 iost;
897 int i;
898
899 if (bcma_core_is_enabled(core)) {
900 if (!bgmac->stats_grabbed) {
901 /* bgmac_chip_stats_update(bgmac); */
902 bgmac->stats_grabbed = true;
903 }
904
905 for (i = 0; i < BGMAC_MAX_TX_RINGS; i++)
906 bgmac_dma_tx_reset(bgmac, &bgmac->tx_ring[i]);
907
908 bgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_ML, false);
909 udelay(1);
910
911 for (i = 0; i < BGMAC_MAX_RX_RINGS; i++)
912 bgmac_dma_rx_reset(bgmac, &bgmac->rx_ring[i]);
913
914 /* TODO: Clear software multicast filter list */
915 }
916
917 iost = bcma_aread32(core, BCMA_IOST);
1a0ab767 918 if ((ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg == BCMA_PKG_ID_BCM47186) ||
dd4544f0 919 (ci->id == BCMA_CHIP_ID_BCM4749 && ci->pkg == 10) ||
1a0ab767 920 (ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg == BCMA_PKG_ID_BCM47188))
dd4544f0
RM		 921 iost &= ~BGMAC_BCMA_IOST_ATTACHED;
922
6df4aff9
HM		 923 /* 3GMAC: for BCM4707, only do core reset at bgmac_probe() */
924 if (ci->id != BCMA_CHIP_ID_BCM4707) {
925 flags = 0;
926 if (iost & BGMAC_BCMA_IOST_ATTACHED) {
927 flags = BGMAC_BCMA_IOCTL_SW_CLKEN;
928 if (!bgmac->has_robosw)
929 flags |= BGMAC_BCMA_IOCTL_SW_RESET;
930 }
931 bcma_core_enable(core, flags);
dd4544f0
RM		 932 }
933
6df4aff9
HM		 934 /* Request Misc PLL for corerev > 2 */
935 if (core->id.rev > 2 &&
936 ci->id != BCMA_CHIP_ID_BCM4707 &&
937 ci->id != BCMA_CHIP_ID_BCM53018) {
1a0ab767
RM		 938 bgmac_set(bgmac, BCMA_CLKCTLST,
939 BGMAC_BCMA_CLKCTLST_MISC_PLL_REQ);
940 bgmac_wait_value(bgmac->core, BCMA_CLKCTLST,
941 BGMAC_BCMA_CLKCTLST_MISC_PLL_ST,
942 BGMAC_BCMA_CLKCTLST_MISC_PLL_ST,
dd4544f0
RM		 943 1000);
944 }
945
1a0ab767
RM		 946 if (ci->id == BCMA_CHIP_ID_BCM5357 ||
947 ci->id == BCMA_CHIP_ID_BCM4749 ||
dd4544f0
RM		 948 ci->id == BCMA_CHIP_ID_BCM53572) {
949 struct bcma_drv_cc *cc = &bgmac->core->bus->drv_cc;
950 u8 et_swtype = 0;
951 u8 sw_type = BGMAC_CHIPCTL_1_SW_TYPE_EPHY |
6a391e7b 952 BGMAC_CHIPCTL_1_IF_TYPE_MII;
3647268d 953 char buf[4];
dd4544f0 954
3647268d 955 if (bcm47xx_nvram_getenv("et_swtype", buf, sizeof(buf)) > 0) {
dd4544f0
RM		 956 if (kstrtou8(buf, 0, &et_swtype))
957 bgmac_err(bgmac, "Failed to parse et_swtype (%s)\n",
958 buf);
959 et_swtype &= 0x0f;
960 et_swtype <<= 4;
961 sw_type = et_swtype;
1a0ab767 962 } else if (ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg == BCMA_PKG_ID_BCM5358) {
dd4544f0 963 sw_type = BGMAC_CHIPCTL_1_SW_TYPE_EPHYRMII;
1a0ab767
RM		 964 } else if ((ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg == BCMA_PKG_ID_BCM47186) ||
965 (ci->id == BCMA_CHIP_ID_BCM4749 && ci->pkg == 10) ||
966 (ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg == BCMA_PKG_ID_BCM47188)) {
b5a4c2f3
HM		 967 sw_type = BGMAC_CHIPCTL_1_IF_TYPE_RGMII |
968 BGMAC_CHIPCTL_1_SW_TYPE_RGMII;
dd4544f0
RM		 969 }
970 bcma_chipco_chipctl_maskset(cc, 1,
971 ~(BGMAC_CHIPCTL_1_IF_TYPE_MASK |
972 BGMAC_CHIPCTL_1_SW_TYPE_MASK),
973 sw_type);
974 }
975
976 if (iost & BGMAC_BCMA_IOST_ATTACHED && !bgmac->has_robosw)
977 bcma_awrite32(core, BCMA_IOCTL,
978 bcma_aread32(core, BCMA_IOCTL) &
979 ~BGMAC_BCMA_IOCTL_SW_RESET);
980
981 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/gmac_reset
982 * Specs don't say about using BGMAC_CMDCFG_SR, but in this routine
983 * BGMAC_CMDCFG is read _after_ putting chip in a reset. So it has to
984 * be keps until taking MAC out of the reset.
985 */
986 bgmac_cmdcfg_maskset(bgmac,
987 ~(BGMAC_CMDCFG_TE |
988 BGMAC_CMDCFG_RE |
989 BGMAC_CMDCFG_RPI |
990 BGMAC_CMDCFG_TAI |
991 BGMAC_CMDCFG_HD |
992 BGMAC_CMDCFG_ML |
993 BGMAC_CMDCFG_CFE |
994 BGMAC_CMDCFG_RL |
995 BGMAC_CMDCFG_RED |
996 BGMAC_CMDCFG_PE |
997 BGMAC_CMDCFG_TPI |
998 BGMAC_CMDCFG_PAD_EN |
999 BGMAC_CMDCFG_PF),
1000 BGMAC_CMDCFG_PROM |
1001 BGMAC_CMDCFG_NLC |
1002 BGMAC_CMDCFG_CFE |
48e07fbe 1003 BGMAC_CMDCFG_SR(core->id.rev),
dd4544f0 1004 false);
d469962f
RM		 1005 bgmac->mac_speed = SPEED_UNKNOWN;
1006 bgmac->mac_duplex = DUPLEX_UNKNOWN;
dd4544f0
RM		 1007
1008 bgmac_clear_mib(bgmac);
1009 if (core->id.id == BCMA_CORE_4706_MAC_GBIT)
1010 bcma_maskset32(bgmac->cmn, BCMA_GMAC_CMN_PHY_CTL, ~0,
1011 BCMA_GMAC_CMN_PC_MTE);
1012 else
1013 bgmac_set(bgmac, BGMAC_PHY_CNTL, BGMAC_PC_MTE);
1014 bgmac_miiconfig(bgmac);
1015 bgmac_phy_init(bgmac);
1016
49a467b4
HM		 1017 netdev_reset_queue(bgmac->net_dev);
1018
dd4544f0
RM		 1019 bgmac->int_status = 0;
1020}
1021
1022static void bgmac_chip_intrs_on(struct bgmac *bgmac)
1023{
1024 bgmac_write(bgmac, BGMAC_INT_MASK, bgmac->int_mask);
1025}
1026
1027static void bgmac_chip_intrs_off(struct bgmac *bgmac)
1028{
1029 bgmac_write(bgmac, BGMAC_INT_MASK, 0);
4160815f 1030 bgmac_read(bgmac, BGMAC_INT_MASK);
dd4544f0
RM		 1031}
1032
1033/* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/gmac_enable */
1034static void bgmac_enable(struct bgmac *bgmac)
1035{
1036 struct bcma_chipinfo *ci = &bgmac->core->bus->chipinfo;
1037 u32 cmdcfg;
1038 u32 mode;
1039 u32 rxq_ctl;
1040 u32 fl_ctl;
1041 u16 bp_clk;
1042 u8 mdp;
1043
1044 cmdcfg = bgmac_read(bgmac, BGMAC_CMDCFG);
1045 bgmac_cmdcfg_maskset(bgmac, ~(BGMAC_CMDCFG_TE | BGMAC_CMDCFG_RE),
48e07fbe 1046 BGMAC_CMDCFG_SR(bgmac->core->id.rev), true);
dd4544f0
RM		 1047 udelay(2);
1048 cmdcfg |= BGMAC_CMDCFG_TE | BGMAC_CMDCFG_RE;
1049 bgmac_write(bgmac, BGMAC_CMDCFG, cmdcfg);
1050
1051 mode = (bgmac_read(bgmac, BGMAC_DEV_STATUS) & BGMAC_DS_MM_MASK) >>
1052 BGMAC_DS_MM_SHIFT;
1053 if (ci->id != BCMA_CHIP_ID_BCM47162 || mode != 0)
1054 bgmac_set(bgmac, BCMA_CLKCTLST, BCMA_CLKCTLST_FORCEHT);
1055 if (ci->id == BCMA_CHIP_ID_BCM47162 && mode == 2)
1056 bcma_chipco_chipctl_maskset(&bgmac->core->bus->drv_cc, 1, ~0,
1057 BGMAC_CHIPCTL_1_RXC_DLL_BYPASS);
1058
1059 switch (ci->id) {
1060 case BCMA_CHIP_ID_BCM5357:
1061 case BCMA_CHIP_ID_BCM4749:
1062 case BCMA_CHIP_ID_BCM53572:
1063 case BCMA_CHIP_ID_BCM4716:
1064 case BCMA_CHIP_ID_BCM47162:
1065 fl_ctl = 0x03cb04cb;
1066 if (ci->id == BCMA_CHIP_ID_BCM5357 ||
1067 ci->id == BCMA_CHIP_ID_BCM4749 ||
1068 ci->id == BCMA_CHIP_ID_BCM53572)
1069 fl_ctl = 0x2300e1;
1070 bgmac_write(bgmac, BGMAC_FLOW_CTL_THRESH, fl_ctl);
1071 bgmac_write(bgmac, BGMAC_PAUSE_CTL, 0x27fff);
1072 break;
1073 }
1074
6df4aff9
HM		 1075 if (ci->id != BCMA_CHIP_ID_BCM4707 &&
1076 ci->id != BCMA_CHIP_ID_BCM53018) {
1077 rxq_ctl = bgmac_read(bgmac, BGMAC_RXQ_CTL);
1078 rxq_ctl &= ~BGMAC_RXQ_CTL_MDP_MASK;
1079 bp_clk = bcma_pmu_get_bus_clock(&bgmac->core->bus->drv_cc) /
1080 1000000;
1081 mdp = (bp_clk * 128 / 1000) - 3;
1082 rxq_ctl |= (mdp << BGMAC_RXQ_CTL_MDP_SHIFT);
1083 bgmac_write(bgmac, BGMAC_RXQ_CTL, rxq_ctl);
1084 }
dd4544f0
RM		 1085}
1086
1087/* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipinit */
1088static void bgmac_chip_init(struct bgmac *bgmac, bool full_init)
1089{
1090 struct bgmac_dma_ring *ring;
dd4544f0
RM		 1091 int i;
1092
1093 /* 1 interrupt per received frame */
1094 bgmac_write(bgmac, BGMAC_INT_RECV_LAZY, 1 << BGMAC_IRL_FC_SHIFT);
1095
1096 /* Enable 802.3x tx flow control (honor received PAUSE frames) */
1097 bgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_RPI, 0, true);
1098
c6edfe10 1099 bgmac_set_rx_mode(bgmac->net_dev);
dd4544f0 1100
4e209001 1101 bgmac_write_mac_address(bgmac, bgmac->net_dev->dev_addr);
dd4544f0
RM		 1102
1103 if (bgmac->loopback)
e9ba1039 1104 bgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_ML, false);
dd4544f0 1105 else
e9ba1039 1106 bgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_ML, 0, false);
dd4544f0
RM		 1107
1108 bgmac_write(bgmac, BGMAC_RXMAX_LENGTH, 32 + ETHER_MAX_LEN);
1109
dd4544f0
RM		 1110 if (full_init) {
1111 bgmac_dma_init(bgmac);
1112 if (1) /* FIXME: is there any case we don't want IRQs? */
1113 bgmac_chip_intrs_on(bgmac);
1114 } else {
1115 for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) {
1116 ring = &bgmac->rx_ring[i];
1117 bgmac_dma_rx_enable(bgmac, ring);
1118 }
1119 }
1120
1121 bgmac_enable(bgmac);
1122}
1123
1124static irqreturn_t bgmac_interrupt(int irq, void *dev_id)
1125{
1126 struct bgmac *bgmac = netdev_priv(dev_id);
1127
1128 u32 int_status = bgmac_read(bgmac, BGMAC_INT_STATUS);
1129 int_status &= bgmac->int_mask;
1130
1131 if (!int_status)
1132 return IRQ_NONE;
1133
1134 /* Ack */
1135 bgmac_write(bgmac, BGMAC_INT_STATUS, int_status);
1136
1137 /* Disable new interrupts until handling existing ones */
1138 bgmac_chip_intrs_off(bgmac);
1139
1140 bgmac->int_status = int_status;
1141
1142 napi_schedule(&bgmac->napi);
1143
1144 return IRQ_HANDLED;
1145}
1146
1147static int bgmac_poll(struct napi_struct *napi, int weight)
1148{
1149 struct bgmac *bgmac = container_of(napi, struct bgmac, napi);
1150 struct bgmac_dma_ring *ring;
1151 int handled = 0;
1152
1153 if (bgmac->int_status & BGMAC_IS_TX0) {
1154 ring = &bgmac->tx_ring[0];
1155 bgmac_dma_tx_free(bgmac, ring);
1156 bgmac->int_status &= ~BGMAC_IS_TX0;
1157 }
1158
1159 if (bgmac->int_status & BGMAC_IS_RX) {
1160 ring = &bgmac->rx_ring[0];
1161 handled += bgmac_dma_rx_read(bgmac, ring, weight);
1162 bgmac->int_status &= ~BGMAC_IS_RX;
1163 }
1164
1165 if (bgmac->int_status) {
1166 bgmac_err(bgmac, "Unknown IRQs: 0x%08X\n", bgmac->int_status);
1167 bgmac->int_status = 0;
1168 }
1169
1170 if (handled < weight)
1171 napi_complete(napi);
1172
1173 bgmac_chip_intrs_on(bgmac);
1174
1175 return handled;
1176}
1177
1178/**************************************************
1179 * net_device_ops
1180 **************************************************/
1181
1182static int bgmac_open(struct net_device *net_dev)
1183{
1184 struct bgmac *bgmac = netdev_priv(net_dev);
1185 int err = 0;
1186
1187 bgmac_chip_reset(bgmac);
1188 /* Specs say about reclaiming rings here, but we do that in DMA init */
1189 bgmac_chip_init(bgmac, true);
1190
1191 err = request_irq(bgmac->core->irq, bgmac_interrupt, IRQF_SHARED,
1192 KBUILD_MODNAME, net_dev);
1193 if (err < 0) {
1194 bgmac_err(bgmac, "IRQ request error: %d!\n", err);
1195 goto err_out;
1196 }
1197 napi_enable(&bgmac->napi);
1198
4e34da4d
RM		 1199 phy_start(bgmac->phy_dev);
1200
dd4544f0
RM		 1201 netif_carrier_on(net_dev);
1202
1203err_out:
1204 return err;
1205}
1206
1207static int bgmac_stop(struct net_device *net_dev)
1208{
1209 struct bgmac *bgmac = netdev_priv(net_dev);
1210
1211 netif_carrier_off(net_dev);
1212
4e34da4d
RM		 1213 phy_stop(bgmac->phy_dev);
1214
dd4544f0
RM		 1215 napi_disable(&bgmac->napi);
1216 bgmac_chip_intrs_off(bgmac);
1217 free_irq(bgmac->core->irq, net_dev);
1218
1219 bgmac_chip_reset(bgmac);
1220
1221 return 0;
1222}
1223
1224static netdev_tx_t bgmac_start_xmit(struct sk_buff *skb,
1225 struct net_device *net_dev)
1226{
1227 struct bgmac *bgmac = netdev_priv(net_dev);
1228 struct bgmac_dma_ring *ring;
1229
1230 /* No QOS support yet */
1231 ring = &bgmac->tx_ring[0];
1232 return bgmac_dma_tx_add(bgmac, ring, skb);
1233}
1234
4e209001
HM		 1235static int bgmac_set_mac_address(struct net_device *net_dev, void *addr)
1236{
1237 struct bgmac *bgmac = netdev_priv(net_dev);
1238 int ret;
1239
1240 ret = eth_prepare_mac_addr_change(net_dev, addr);
1241 if (ret < 0)
1242 return ret;
1243 bgmac_write_mac_address(bgmac, (u8 *)addr);
1244 eth_commit_mac_addr_change(net_dev, addr);
1245 return 0;
1246}
1247
dd4544f0
RM		 1248static int bgmac_ioctl(struct net_device *net_dev, struct ifreq *ifr, int cmd)
1249{
1250 struct bgmac *bgmac = netdev_priv(net_dev);
69c58852
HM		 1251
1252 if (!netif_running(net_dev))
1253 return -EINVAL;
1254
1255 return phy_mii_ioctl(bgmac->phy_dev, ifr, cmd);
dd4544f0
RM		 1256}
1257
1258static const struct net_device_ops bgmac_netdev_ops = {
1259 .ndo_open = bgmac_open,
1260 .ndo_stop = bgmac_stop,
1261 .ndo_start_xmit = bgmac_start_xmit,
c6edfe10 1262 .ndo_set_rx_mode = bgmac_set_rx_mode,
4e209001 1263 .ndo_set_mac_address = bgmac_set_mac_address,
522c5907 1264 .ndo_validate_addr = eth_validate_addr,
dd4544f0
RM		 1265 .ndo_do_ioctl = bgmac_ioctl,
1266};
1267
1268/**************************************************
1269 * ethtool_ops
1270 **************************************************/
1271
1272static int bgmac_get_settings(struct net_device *net_dev,
1273 struct ethtool_cmd *cmd)
1274{
1275 struct bgmac *bgmac = netdev_priv(net_dev);
1276
5824d2d1 1277 return phy_ethtool_gset(bgmac->phy_dev, cmd);
dd4544f0
RM		 1278}
1279
dd4544f0
RM		 1280static int bgmac_set_settings(struct net_device *net_dev,
1281 struct ethtool_cmd *cmd)
1282{
1283 struct bgmac *bgmac = netdev_priv(net_dev);
1284
5824d2d1 1285 return phy_ethtool_sset(bgmac->phy_dev, cmd);
dd4544f0 1286}
dd4544f0
RM		 1287
1288static void bgmac_get_drvinfo(struct net_device *net_dev,
1289 struct ethtool_drvinfo *info)
1290{
1291 strlcpy(info->driver, KBUILD_MODNAME, sizeof(info->driver));
1292 strlcpy(info->bus_info, "BCMA", sizeof(info->bus_info));
1293}
1294
1295static const struct ethtool_ops bgmac_ethtool_ops = {
1296 .get_settings = bgmac_get_settings,
5824d2d1 1297 .set_settings = bgmac_set_settings,
dd4544f0
RM		 1298 .get_drvinfo = bgmac_get_drvinfo,
1299};
1300
11e5e76e
RM		 1301/**************************************************
1302 * MII
1303 **************************************************/
1304
1305static int bgmac_mii_read(struct mii_bus *bus, int mii_id, int regnum)
1306{
1307 return bgmac_phy_read(bus->priv, mii_id, regnum);
1308}
1309
1310static int bgmac_mii_write(struct mii_bus *bus, int mii_id, int regnum,
1311 u16 value)
1312{
1313 return bgmac_phy_write(bus->priv, mii_id, regnum, value);
1314}
1315
5824d2d1
RM		 1316static void bgmac_adjust_link(struct net_device *net_dev)
1317{
1318 struct bgmac *bgmac = netdev_priv(net_dev);
1319 struct phy_device *phy_dev = bgmac->phy_dev;
1320 bool update = false;
1321
1322 if (phy_dev->link) {
1323 if (phy_dev->speed != bgmac->mac_speed) {
1324 bgmac->mac_speed = phy_dev->speed;
1325 update = true;
1326 }
1327
1328 if (phy_dev->duplex != bgmac->mac_duplex) {
1329 bgmac->mac_duplex = phy_dev->duplex;
1330 update = true;
1331 }
1332 }
1333
1334 if (update) {
1335 bgmac_mac_speed(bgmac);
1336 phy_print_status(phy_dev);
1337 }
1338}
1339
11e5e76e
RM		 1340static int bgmac_mii_register(struct bgmac *bgmac)
1341{
1342 struct mii_bus *mii_bus;
5824d2d1
RM		 1343 struct phy_device *phy_dev;
1344 char bus_id[MII_BUS_ID_SIZE + 3];
11e5e76e
RM		 1345 int i, err = 0;
1346
1347 mii_bus = mdiobus_alloc();
1348 if (!mii_bus)
1349 return -ENOMEM;
1350
1351 mii_bus->name = "bgmac mii bus";
1352 sprintf(mii_bus->id, "%s-%d-%d", "bgmac", bgmac->core->bus->num,
1353 bgmac->core->core_unit);
1354 mii_bus->priv = bgmac;
1355 mii_bus->read = bgmac_mii_read;
1356 mii_bus->write = bgmac_mii_write;
1357 mii_bus->parent = &bgmac->core->dev;
1358 mii_bus->phy_mask = ~(1 << bgmac->phyaddr);
1359
1360 mii_bus->irq = kmalloc_array(PHY_MAX_ADDR, sizeof(int), GFP_KERNEL);
1361 if (!mii_bus->irq) {
1362 err = -ENOMEM;
1363 goto err_free_bus;
1364 }
1365 for (i = 0; i < PHY_MAX_ADDR; i++)
1366 mii_bus->irq[i] = PHY_POLL;
1367
1368 err = mdiobus_register(mii_bus);
1369 if (err) {
1370 bgmac_err(bgmac, "Registration of mii bus failed\n");
1371 goto err_free_irq;
1372 }
1373
1374 bgmac->mii_bus = mii_bus;
1375
5824d2d1
RM		 1376 /* Connect to the PHY */
1377 snprintf(bus_id, sizeof(bus_id), PHY_ID_FMT, mii_bus->id,
1378 bgmac->phyaddr);
1379 phy_dev = phy_connect(bgmac->net_dev, bus_id, &bgmac_adjust_link,
1380 PHY_INTERFACE_MODE_MII);
1381 if (IS_ERR(phy_dev)) {
1382 bgmac_err(bgmac, "PHY connecton failed\n");
1383 err = PTR_ERR(phy_dev);
1384 goto err_unregister_bus;
1385 }
1386 bgmac->phy_dev = phy_dev;
1387
11e5e76e
RM		 1388 return err;
1389
5824d2d1
RM		 1390err_unregister_bus:
1391 mdiobus_unregister(mii_bus);
11e5e76e
RM		 1392err_free_irq:
1393 kfree(mii_bus->irq);
1394err_free_bus:
1395 mdiobus_free(mii_bus);
1396 return err;
1397}
1398
1399static void bgmac_mii_unregister(struct bgmac *bgmac)
1400{
1401 struct mii_bus *mii_bus = bgmac->mii_bus;
1402
1403 mdiobus_unregister(mii_bus);
1404 kfree(mii_bus->irq);
1405 mdiobus_free(mii_bus);
1406}
1407
dd4544f0
RM		 1408/**************************************************
1409 * BCMA bus ops
1410 **************************************************/
1411
1412/* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipattach */
1413static int bgmac_probe(struct bcma_device *core)
1414{
1415 struct net_device *net_dev;
1416 struct bgmac *bgmac;
1417 struct ssb_sprom *sprom = &core->bus->sprom;
1418 u8 *mac = core->core_unit ? sprom->et1mac : sprom->et0mac;
1419 int err;
1420
1421 /* We don't support 2nd, 3rd, ... units, SPROM has to be adjusted */
1422 if (core->core_unit > 1) {
1423 pr_err("Unsupported core_unit %d\n", core->core_unit);
1424 return -ENOTSUPP;
1425 }
1426
d166f218
RM		 1427 if (!is_valid_ether_addr(mac)) {
1428 dev_err(&core->dev, "Invalid MAC addr: %pM\n", mac);
1429 eth_random_addr(mac);
1430 dev_warn(&core->dev, "Using random MAC: %pM\n", mac);
1431 }
1432
dd4544f0
RM		 1433 /* Allocation and references */
1434 net_dev = alloc_etherdev(sizeof(*bgmac));
1435 if (!net_dev)
1436 return -ENOMEM;
1437 net_dev->netdev_ops = &bgmac_netdev_ops;
1438 net_dev->irq = core->irq;
7ad24ea4 1439 net_dev->ethtool_ops = &bgmac_ethtool_ops;
dd4544f0
RM		 1440 bgmac = netdev_priv(net_dev);
1441 bgmac->net_dev = net_dev;
1442 bgmac->core = core;
1443 bcma_set_drvdata(core, bgmac);
1444
1445 /* Defaults */
dd4544f0
RM		 1446 memcpy(bgmac->net_dev->dev_addr, mac, ETH_ALEN);
1447
1448 /* On BCM4706 we need common core to access PHY */
1449 if (core->id.id == BCMA_CORE_4706_MAC_GBIT &&
1450 !core->bus->drv_gmac_cmn.core) {
1451 bgmac_err(bgmac, "GMAC CMN core not found (required for BCM4706)\n");
1452 err = -ENODEV;
1453 goto err_netdev_free;
1454 }
1455 bgmac->cmn = core->bus->drv_gmac_cmn.core;
1456
1457 bgmac->phyaddr = core->core_unit ? sprom->et1phyaddr :
1458 sprom->et0phyaddr;
1459 bgmac->phyaddr &= BGMAC_PHY_MASK;
1460 if (bgmac->phyaddr == BGMAC_PHY_MASK) {
1461 bgmac_err(bgmac, "No PHY found\n");
1462 err = -ENODEV;
1463 goto err_netdev_free;
1464 }
1465 bgmac_info(bgmac, "Found PHY addr: %d%s\n", bgmac->phyaddr,
1466 bgmac->phyaddr == BGMAC_PHY_NOREGS ? " (NOREGS)" : "");
1467
1468 if (core->bus->hosttype == BCMA_HOSTTYPE_PCI) {
1469 bgmac_err(bgmac, "PCI setup not implemented\n");
1470 err = -ENOTSUPP;
1471 goto err_netdev_free;
1472 }
1473
1474 bgmac_chip_reset(bgmac);
1475
622a521f
HM		 1476 /* For Northstar, we have to take all GMAC core out of reset */
1477 if (core->id.id == BCMA_CHIP_ID_BCM4707 ||
1478 core->id.id == BCMA_CHIP_ID_BCM53018) {
1479 struct bcma_device *ns_core;
1480 int ns_gmac;
1481
1482 /* Northstar has 4 GMAC cores */
1483 for (ns_gmac = 0; ns_gmac < 4; ns_gmac++) {
0e595934 1484 /* As Northstar requirement, we have to reset all GMACs
622a521f
HM		 1485 * before accessing one. bgmac_chip_reset() call
1486 * bcma_core_enable() for this core. Then the other
0e595934 1487 * three GMACs didn't reset. We do it here.
622a521f
HM		 1488 */
1489 ns_core = bcma_find_core_unit(core->bus,
1490 BCMA_CORE_MAC_GBIT,
1491 ns_gmac);
1492 if (ns_core && !bcma_core_is_enabled(ns_core))
1493 bcma_core_enable(ns_core, 0);
1494 }
1495 }
1496
dd4544f0
RM		 1497 err = bgmac_dma_alloc(bgmac);
1498 if (err) {
1499 bgmac_err(bgmac, "Unable to alloc memory for DMA\n");
1500 goto err_netdev_free;
1501 }
1502
1503 bgmac->int_mask = BGMAC_IS_ERRMASK | BGMAC_IS_RX | BGMAC_IS_TX_MASK;
edb15d83 1504 if (bcm47xx_nvram_getenv("et0_no_txint", NULL, 0) == 0)
dd4544f0
RM		 1505 bgmac->int_mask &= ~BGMAC_IS_TX_MASK;
1506
1507 /* TODO: reset the external phy. Specs are needed */
1508 bgmac_phy_reset(bgmac);
1509
1510 bgmac->has_robosw = !!(core->bus->sprom.boardflags_lo &
1511 BGMAC_BFL_ENETROBO);
1512 if (bgmac->has_robosw)
1513 bgmac_warn(bgmac, "Support for Roboswitch not implemented\n");
1514
1515 if (core->bus->sprom.boardflags_lo & BGMAC_BFL_ENETADM)
1516 bgmac_warn(bgmac, "Support for ADMtek ethernet switch not implemented\n");
1517
6216642f
HM		 1518 netif_napi_add(net_dev, &bgmac->napi, bgmac_poll, BGMAC_WEIGHT);
1519
11e5e76e
RM		 1520 err = bgmac_mii_register(bgmac);
1521 if (err) {
1522 bgmac_err(bgmac, "Cannot register MDIO\n");
11e5e76e
RM		 1523 goto err_dma_free;
1524 }
1525
dd4544f0
RM		 1526 err = register_netdev(bgmac->net_dev);
1527 if (err) {
1528 bgmac_err(bgmac, "Cannot register net device\n");
11e5e76e 1529 goto err_mii_unregister;
dd4544f0
RM		 1530 }
1531
1532 netif_carrier_off(net_dev);
1533
dd4544f0
RM		 1534 return 0;
1535
11e5e76e
RM		 1536err_mii_unregister:
1537 bgmac_mii_unregister(bgmac);
dd4544f0
RM		 1538err_dma_free:
1539 bgmac_dma_free(bgmac);
1540
1541err_netdev_free:
1542 bcma_set_drvdata(core, NULL);
1543 free_netdev(net_dev);
1544
1545 return err;
1546}
1547
1548static void bgmac_remove(struct bcma_device *core)
1549{
1550 struct bgmac *bgmac = bcma_get_drvdata(core);
1551
dd4544f0 1552 unregister_netdev(bgmac->net_dev);
11e5e76e 1553 bgmac_mii_unregister(bgmac);
6216642f 1554 netif_napi_del(&bgmac->napi);
dd4544f0
RM		 1555 bgmac_dma_free(bgmac);
1556 bcma_set_drvdata(core, NULL);
1557 free_netdev(bgmac->net_dev);
1558}
1559
1560static struct bcma_driver bgmac_bcma_driver = {
1561 .name = KBUILD_MODNAME,
1562 .id_table = bgmac_bcma_tbl,
1563 .probe = bgmac_probe,
1564 .remove = bgmac_remove,
1565};
1566
1567static int __init bgmac_init(void)
1568{
1569 int err;
1570
1571 err = bcma_driver_register(&bgmac_bcma_driver);
1572 if (err)
1573 return err;
1574 pr_info("Broadcom 47xx GBit MAC driver loaded\n");
1575
1576 return 0;
1577}
1578
1579static void __exit bgmac_exit(void)
1580{
1581 bcma_driver_unregister(&bgmac_bcma_driver);
1582}
1583
1584module_init(bgmac_init)
1585module_exit(bgmac_exit)
1586
1587MODULE_AUTHOR("Rafał Miłecki");
1588MODULE_LICENSE("GPL");
Linux 6.x block layer and io_uring tree(s)