Commit | Line | Data |
---|---|---|
dd4544f0 RM |
1 | /* |
2 | * Driver for (BCM4706)? GBit MAC core on BCMA bus. | |
3 | * | |
4 | * Copyright (C) 2012 Rafał Miłecki <zajec5@gmail.com> | |
5 | * | |
6 | * Licensed under the GNU/GPL. See COPYING for details. | |
7 | */ | |
8 | ||
9 | #include "bgmac.h" | |
10 | ||
11 | #include <linux/kernel.h> | |
12 | #include <linux/module.h> | |
13 | #include <linux/delay.h> | |
14 | #include <linux/etherdevice.h> | |
15 | #include <linux/mii.h> | |
16 | #include <linux/interrupt.h> | |
17 | #include <linux/dma-mapping.h> | |
18 | #include <asm/mach-bcm47xx/nvram.h> | |
19 | ||
20 | static const struct bcma_device_id bgmac_bcma_tbl[] = { | |
21 | BCMA_CORE(BCMA_MANUF_BCM, BCMA_CORE_4706_MAC_GBIT, BCMA_ANY_REV, BCMA_ANY_CLASS), | |
22 | BCMA_CORE(BCMA_MANUF_BCM, BCMA_CORE_MAC_GBIT, BCMA_ANY_REV, BCMA_ANY_CLASS), | |
23 | BCMA_CORETABLE_END | |
24 | }; | |
25 | MODULE_DEVICE_TABLE(bcma, bgmac_bcma_tbl); | |
26 | ||
27 | static bool bgmac_wait_value(struct bcma_device *core, u16 reg, u32 mask, | |
28 | u32 value, int timeout) | |
29 | { | |
30 | u32 val; | |
31 | int i; | |
32 | ||
33 | for (i = 0; i < timeout / 10; i++) { | |
34 | val = bcma_read32(core, reg); | |
35 | if ((val & mask) == value) | |
36 | return true; | |
37 | udelay(10); | |
38 | } | |
39 | pr_err("Timeout waiting for reg 0x%X\n", reg); | |
40 | return false; | |
41 | } | |
42 | ||
43 | /************************************************** | |
44 | * DMA | |
45 | **************************************************/ | |
46 | ||
47 | static void bgmac_dma_tx_reset(struct bgmac *bgmac, struct bgmac_dma_ring *ring) | |
48 | { | |
49 | u32 val; | |
50 | int i; | |
51 | ||
52 | if (!ring->mmio_base) | |
53 | return; | |
54 | ||
55 | /* Suspend DMA TX ring first. | |
56 | * bgmac_wait_value doesn't support waiting for any of few values, so | |
57 | * implement whole loop here. | |
58 | */ | |
59 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, | |
60 | BGMAC_DMA_TX_SUSPEND); | |
61 | for (i = 0; i < 10000 / 10; i++) { | |
62 | val = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS); | |
63 | val &= BGMAC_DMA_TX_STAT; | |
64 | if (val == BGMAC_DMA_TX_STAT_DISABLED || | |
65 | val == BGMAC_DMA_TX_STAT_IDLEWAIT || | |
66 | val == BGMAC_DMA_TX_STAT_STOPPED) { | |
67 | i = 0; | |
68 | break; | |
69 | } | |
70 | udelay(10); | |
71 | } | |
72 | if (i) | |
73 | bgmac_err(bgmac, "Timeout suspending DMA TX ring 0x%X (BGMAC_DMA_TX_STAT: 0x%08X)\n", | |
74 | ring->mmio_base, val); | |
75 | ||
76 | /* Remove SUSPEND bit */ | |
77 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, 0); | |
78 | if (!bgmac_wait_value(bgmac->core, | |
79 | ring->mmio_base + BGMAC_DMA_TX_STATUS, | |
80 | BGMAC_DMA_TX_STAT, BGMAC_DMA_TX_STAT_DISABLED, | |
81 | 10000)) { | |
82 | bgmac_warn(bgmac, "DMA TX ring 0x%X wasn't disabled on time, waiting additional 300us\n", | |
83 | ring->mmio_base); | |
84 | udelay(300); | |
85 | val = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS); | |
86 | if ((val & BGMAC_DMA_TX_STAT) != BGMAC_DMA_TX_STAT_DISABLED) | |
87 | bgmac_err(bgmac, "Reset of DMA TX ring 0x%X failed\n", | |
88 | ring->mmio_base); | |
89 | } | |
90 | } | |
91 | ||
92 | static void bgmac_dma_tx_enable(struct bgmac *bgmac, | |
93 | struct bgmac_dma_ring *ring) | |
94 | { | |
95 | u32 ctl; | |
96 | ||
97 | ctl = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL); | |
98 | ctl |= BGMAC_DMA_TX_ENABLE; | |
99 | ctl |= BGMAC_DMA_TX_PARITY_DISABLE; | |
100 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_CTL, ctl); | |
101 | } | |
102 | ||
103 | static netdev_tx_t bgmac_dma_tx_add(struct bgmac *bgmac, | |
104 | struct bgmac_dma_ring *ring, | |
105 | struct sk_buff *skb) | |
106 | { | |
107 | struct device *dma_dev = bgmac->core->dma_dev; | |
108 | struct net_device *net_dev = bgmac->net_dev; | |
109 | struct bgmac_dma_desc *dma_desc; | |
110 | struct bgmac_slot_info *slot; | |
111 | u32 ctl0, ctl1; | |
112 | int free_slots; | |
113 | ||
114 | if (skb->len > BGMAC_DESC_CTL1_LEN) { | |
115 | bgmac_err(bgmac, "Too long skb (%d)\n", skb->len); | |
116 | goto err_stop_drop; | |
117 | } | |
118 | ||
119 | if (ring->start <= ring->end) | |
120 | free_slots = ring->start - ring->end + BGMAC_TX_RING_SLOTS; | |
121 | else | |
122 | free_slots = ring->start - ring->end; | |
123 | if (free_slots == 1) { | |
124 | bgmac_err(bgmac, "TX ring is full, queue should be stopped!\n"); | |
125 | netif_stop_queue(net_dev); | |
126 | return NETDEV_TX_BUSY; | |
127 | } | |
128 | ||
129 | slot = &ring->slots[ring->end]; | |
130 | slot->skb = skb; | |
131 | slot->dma_addr = dma_map_single(dma_dev, skb->data, skb->len, | |
132 | DMA_TO_DEVICE); | |
133 | if (dma_mapping_error(dma_dev, slot->dma_addr)) { | |
134 | bgmac_err(bgmac, "Mapping error of skb on ring 0x%X\n", | |
135 | ring->mmio_base); | |
136 | goto err_stop_drop; | |
137 | } | |
138 | ||
139 | ctl0 = BGMAC_DESC_CTL0_IOC | BGMAC_DESC_CTL0_SOF | BGMAC_DESC_CTL0_EOF; | |
140 | if (ring->end == ring->num_slots - 1) | |
141 | ctl0 |= BGMAC_DESC_CTL0_EOT; | |
142 | ctl1 = skb->len & BGMAC_DESC_CTL1_LEN; | |
143 | ||
144 | dma_desc = ring->cpu_base; | |
145 | dma_desc += ring->end; | |
146 | dma_desc->addr_low = cpu_to_le32(lower_32_bits(slot->dma_addr)); | |
147 | dma_desc->addr_high = cpu_to_le32(upper_32_bits(slot->dma_addr)); | |
148 | dma_desc->ctl0 = cpu_to_le32(ctl0); | |
149 | dma_desc->ctl1 = cpu_to_le32(ctl1); | |
150 | ||
151 | wmb(); | |
152 | ||
153 | /* Increase ring->end to point empty slot. We tell hardware the first | |
154 | * slot it should *not* read. | |
155 | */ | |
156 | if (++ring->end >= BGMAC_TX_RING_SLOTS) | |
157 | ring->end = 0; | |
158 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_INDEX, | |
159 | ring->end * sizeof(struct bgmac_dma_desc)); | |
160 | ||
161 | /* Always keep one slot free to allow detecting bugged calls. */ | |
162 | if (--free_slots == 1) | |
163 | netif_stop_queue(net_dev); | |
164 | ||
165 | return NETDEV_TX_OK; | |
166 | ||
167 | err_stop_drop: | |
168 | netif_stop_queue(net_dev); | |
169 | dev_kfree_skb(skb); | |
170 | return NETDEV_TX_OK; | |
171 | } | |
172 | ||
173 | /* Free transmitted packets */ | |
174 | static void bgmac_dma_tx_free(struct bgmac *bgmac, struct bgmac_dma_ring *ring) | |
175 | { | |
176 | struct device *dma_dev = bgmac->core->dma_dev; | |
177 | int empty_slot; | |
178 | bool freed = false; | |
179 | ||
180 | /* The last slot that hardware didn't consume yet */ | |
181 | empty_slot = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_STATUS); | |
182 | empty_slot &= BGMAC_DMA_TX_STATDPTR; | |
183 | empty_slot /= sizeof(struct bgmac_dma_desc); | |
184 | ||
185 | while (ring->start != empty_slot) { | |
186 | struct bgmac_slot_info *slot = &ring->slots[ring->start]; | |
187 | ||
188 | if (slot->skb) { | |
189 | /* Unmap no longer used buffer */ | |
190 | dma_unmap_single(dma_dev, slot->dma_addr, | |
191 | slot->skb->len, DMA_TO_DEVICE); | |
192 | slot->dma_addr = 0; | |
193 | ||
194 | /* Free memory! :) */ | |
195 | dev_kfree_skb(slot->skb); | |
196 | slot->skb = NULL; | |
197 | } else { | |
198 | bgmac_err(bgmac, "Hardware reported transmission for empty TX ring slot %d! End of ring: %d\n", | |
199 | ring->start, ring->end); | |
200 | } | |
201 | ||
202 | if (++ring->start >= BGMAC_TX_RING_SLOTS) | |
203 | ring->start = 0; | |
204 | freed = true; | |
205 | } | |
206 | ||
207 | if (freed && netif_queue_stopped(bgmac->net_dev)) | |
208 | netif_wake_queue(bgmac->net_dev); | |
209 | } | |
210 | ||
211 | static void bgmac_dma_rx_reset(struct bgmac *bgmac, struct bgmac_dma_ring *ring) | |
212 | { | |
213 | if (!ring->mmio_base) | |
214 | return; | |
215 | ||
216 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL, 0); | |
217 | if (!bgmac_wait_value(bgmac->core, | |
218 | ring->mmio_base + BGMAC_DMA_RX_STATUS, | |
219 | BGMAC_DMA_RX_STAT, BGMAC_DMA_RX_STAT_DISABLED, | |
220 | 10000)) | |
221 | bgmac_err(bgmac, "Reset of ring 0x%X RX failed\n", | |
222 | ring->mmio_base); | |
223 | } | |
224 | ||
225 | static void bgmac_dma_rx_enable(struct bgmac *bgmac, | |
226 | struct bgmac_dma_ring *ring) | |
227 | { | |
228 | u32 ctl; | |
229 | ||
230 | ctl = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL); | |
231 | ctl &= BGMAC_DMA_RX_ADDREXT_MASK; | |
232 | ctl |= BGMAC_DMA_RX_ENABLE; | |
233 | ctl |= BGMAC_DMA_RX_PARITY_DISABLE; | |
234 | ctl |= BGMAC_DMA_RX_OVERFLOW_CONT; | |
235 | ctl |= BGMAC_RX_FRAME_OFFSET << BGMAC_DMA_RX_FRAME_OFFSET_SHIFT; | |
236 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_CTL, ctl); | |
237 | } | |
238 | ||
239 | static int bgmac_dma_rx_skb_for_slot(struct bgmac *bgmac, | |
240 | struct bgmac_slot_info *slot) | |
241 | { | |
242 | struct device *dma_dev = bgmac->core->dma_dev; | |
243 | struct bgmac_rx_header *rx; | |
244 | ||
245 | /* Alloc skb */ | |
246 | slot->skb = netdev_alloc_skb(bgmac->net_dev, BGMAC_RX_BUF_SIZE); | |
247 | if (!slot->skb) { | |
248 | bgmac_err(bgmac, "Allocation of skb failed!\n"); | |
249 | return -ENOMEM; | |
250 | } | |
251 | ||
252 | /* Poison - if everything goes fine, hardware will overwrite it */ | |
253 | rx = (struct bgmac_rx_header *)slot->skb->data; | |
254 | rx->len = cpu_to_le16(0xdead); | |
255 | rx->flags = cpu_to_le16(0xbeef); | |
256 | ||
257 | /* Map skb for the DMA */ | |
258 | slot->dma_addr = dma_map_single(dma_dev, slot->skb->data, | |
259 | BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE); | |
260 | if (dma_mapping_error(dma_dev, slot->dma_addr)) { | |
261 | bgmac_err(bgmac, "DMA mapping error\n"); | |
262 | return -ENOMEM; | |
263 | } | |
264 | if (slot->dma_addr & 0xC0000000) | |
265 | bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n"); | |
266 | ||
267 | return 0; | |
268 | } | |
269 | ||
270 | static int bgmac_dma_rx_read(struct bgmac *bgmac, struct bgmac_dma_ring *ring, | |
271 | int weight) | |
272 | { | |
273 | u32 end_slot; | |
274 | int handled = 0; | |
275 | ||
276 | end_slot = bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_STATUS); | |
277 | end_slot &= BGMAC_DMA_RX_STATDPTR; | |
278 | end_slot /= sizeof(struct bgmac_dma_desc); | |
279 | ||
280 | ring->end = end_slot; | |
281 | ||
282 | while (ring->start != ring->end) { | |
283 | struct device *dma_dev = bgmac->core->dma_dev; | |
284 | struct bgmac_slot_info *slot = &ring->slots[ring->start]; | |
285 | struct sk_buff *skb = slot->skb; | |
286 | struct sk_buff *new_skb; | |
287 | struct bgmac_rx_header *rx; | |
288 | u16 len, flags; | |
289 | ||
290 | /* Unmap buffer to make it accessible to the CPU */ | |
291 | dma_sync_single_for_cpu(dma_dev, slot->dma_addr, | |
292 | BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE); | |
293 | ||
294 | /* Get info from the header */ | |
295 | rx = (struct bgmac_rx_header *)skb->data; | |
296 | len = le16_to_cpu(rx->len); | |
297 | flags = le16_to_cpu(rx->flags); | |
298 | ||
299 | /* Check for poison and drop or pass the packet */ | |
300 | if (len == 0xdead && flags == 0xbeef) { | |
301 | bgmac_err(bgmac, "Found poisoned packet at slot %d, DMA issue!\n", | |
302 | ring->start); | |
303 | } else { | |
304 | new_skb = netdev_alloc_skb(bgmac->net_dev, len); | |
305 | if (new_skb) { | |
306 | skb_put(new_skb, len); | |
307 | skb_copy_from_linear_data_offset(skb, BGMAC_RX_FRAME_OFFSET, | |
308 | new_skb->data, | |
309 | len); | |
310 | new_skb->protocol = | |
311 | eth_type_trans(new_skb, bgmac->net_dev); | |
312 | netif_receive_skb(new_skb); | |
313 | handled++; | |
314 | } else { | |
315 | bgmac->net_dev->stats.rx_dropped++; | |
316 | bgmac_err(bgmac, "Allocation of skb for copying packet failed!\n"); | |
317 | } | |
318 | ||
319 | /* Poison the old skb */ | |
320 | rx->len = cpu_to_le16(0xdead); | |
321 | rx->flags = cpu_to_le16(0xbeef); | |
322 | } | |
323 | ||
324 | /* Make it back accessible to the hardware */ | |
325 | dma_sync_single_for_device(dma_dev, slot->dma_addr, | |
326 | BGMAC_RX_BUF_SIZE, DMA_FROM_DEVICE); | |
327 | ||
328 | if (++ring->start >= BGMAC_RX_RING_SLOTS) | |
329 | ring->start = 0; | |
330 | ||
331 | if (handled >= weight) /* Should never be greater */ | |
332 | break; | |
333 | } | |
334 | ||
335 | return handled; | |
336 | } | |
337 | ||
338 | /* Does ring support unaligned addressing? */ | |
339 | static bool bgmac_dma_unaligned(struct bgmac *bgmac, | |
340 | struct bgmac_dma_ring *ring, | |
341 | enum bgmac_dma_ring_type ring_type) | |
342 | { | |
343 | switch (ring_type) { | |
344 | case BGMAC_DMA_RING_TX: | |
345 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO, | |
346 | 0xff0); | |
347 | if (bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO)) | |
348 | return true; | |
349 | break; | |
350 | case BGMAC_DMA_RING_RX: | |
351 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO, | |
352 | 0xff0); | |
353 | if (bgmac_read(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO)) | |
354 | return true; | |
355 | break; | |
356 | } | |
357 | return false; | |
358 | } | |
359 | ||
360 | static void bgmac_dma_ring_free(struct bgmac *bgmac, | |
361 | struct bgmac_dma_ring *ring) | |
362 | { | |
363 | struct device *dma_dev = bgmac->core->dma_dev; | |
364 | struct bgmac_slot_info *slot; | |
365 | int size; | |
366 | int i; | |
367 | ||
368 | for (i = 0; i < ring->num_slots; i++) { | |
369 | slot = &ring->slots[i]; | |
370 | if (slot->skb) { | |
371 | if (slot->dma_addr) | |
372 | dma_unmap_single(dma_dev, slot->dma_addr, | |
373 | slot->skb->len, DMA_TO_DEVICE); | |
374 | dev_kfree_skb(slot->skb); | |
375 | } | |
376 | } | |
377 | ||
378 | if (ring->cpu_base) { | |
379 | /* Free ring of descriptors */ | |
380 | size = ring->num_slots * sizeof(struct bgmac_dma_desc); | |
381 | dma_free_coherent(dma_dev, size, ring->cpu_base, | |
382 | ring->dma_base); | |
383 | } | |
384 | } | |
385 | ||
386 | static void bgmac_dma_free(struct bgmac *bgmac) | |
387 | { | |
388 | int i; | |
389 | ||
390 | for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) | |
391 | bgmac_dma_ring_free(bgmac, &bgmac->tx_ring[i]); | |
392 | for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) | |
393 | bgmac_dma_ring_free(bgmac, &bgmac->rx_ring[i]); | |
394 | } | |
395 | ||
396 | static int bgmac_dma_alloc(struct bgmac *bgmac) | |
397 | { | |
398 | struct device *dma_dev = bgmac->core->dma_dev; | |
399 | struct bgmac_dma_ring *ring; | |
400 | static const u16 ring_base[] = { BGMAC_DMA_BASE0, BGMAC_DMA_BASE1, | |
401 | BGMAC_DMA_BASE2, BGMAC_DMA_BASE3, }; | |
402 | int size; /* ring size: different for Tx and Rx */ | |
403 | int err; | |
404 | int i; | |
405 | ||
406 | BUILD_BUG_ON(BGMAC_MAX_TX_RINGS > ARRAY_SIZE(ring_base)); | |
407 | BUILD_BUG_ON(BGMAC_MAX_RX_RINGS > ARRAY_SIZE(ring_base)); | |
408 | ||
409 | if (!(bcma_aread32(bgmac->core, BCMA_IOST) & BCMA_IOST_DMA64)) { | |
410 | bgmac_err(bgmac, "Core does not report 64-bit DMA\n"); | |
411 | return -ENOTSUPP; | |
412 | } | |
413 | ||
414 | for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) { | |
415 | ring = &bgmac->tx_ring[i]; | |
416 | ring->num_slots = BGMAC_TX_RING_SLOTS; | |
417 | ring->mmio_base = ring_base[i]; | |
418 | if (bgmac_dma_unaligned(bgmac, ring, BGMAC_DMA_RING_TX)) | |
419 | bgmac_warn(bgmac, "TX on ring 0x%X supports unaligned addressing but this feature is not implemented\n", | |
420 | ring->mmio_base); | |
421 | ||
422 | /* Alloc ring of descriptors */ | |
423 | size = ring->num_slots * sizeof(struct bgmac_dma_desc); | |
424 | ring->cpu_base = dma_zalloc_coherent(dma_dev, size, | |
425 | &ring->dma_base, | |
426 | GFP_KERNEL); | |
427 | if (!ring->cpu_base) { | |
428 | bgmac_err(bgmac, "Allocation of TX ring 0x%X failed\n", | |
429 | ring->mmio_base); | |
430 | goto err_dma_free; | |
431 | } | |
432 | if (ring->dma_base & 0xC0000000) | |
433 | bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n"); | |
434 | ||
435 | /* No need to alloc TX slots yet */ | |
436 | } | |
437 | ||
438 | for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) { | |
439 | ring = &bgmac->rx_ring[i]; | |
440 | ring->num_slots = BGMAC_RX_RING_SLOTS; | |
441 | ring->mmio_base = ring_base[i]; | |
442 | if (bgmac_dma_unaligned(bgmac, ring, BGMAC_DMA_RING_RX)) | |
443 | bgmac_warn(bgmac, "RX on ring 0x%X supports unaligned addressing but this feature is not implemented\n", | |
444 | ring->mmio_base); | |
445 | ||
446 | /* Alloc ring of descriptors */ | |
447 | size = ring->num_slots * sizeof(struct bgmac_dma_desc); | |
448 | ring->cpu_base = dma_zalloc_coherent(dma_dev, size, | |
449 | &ring->dma_base, | |
450 | GFP_KERNEL); | |
451 | if (!ring->cpu_base) { | |
452 | bgmac_err(bgmac, "Allocation of RX ring 0x%X failed\n", | |
453 | ring->mmio_base); | |
454 | err = -ENOMEM; | |
455 | goto err_dma_free; | |
456 | } | |
457 | if (ring->dma_base & 0xC0000000) | |
458 | bgmac_warn(bgmac, "DMA address using 0xC0000000 bit(s), it may need translation trick\n"); | |
459 | ||
460 | /* Alloc RX slots */ | |
461 | for (i = 0; i < ring->num_slots; i++) { | |
462 | err = bgmac_dma_rx_skb_for_slot(bgmac, &ring->slots[i]); | |
463 | if (err) { | |
464 | bgmac_err(bgmac, "Can't allocate skb for slot in RX ring\n"); | |
465 | goto err_dma_free; | |
466 | } | |
467 | } | |
468 | } | |
469 | ||
470 | return 0; | |
471 | ||
472 | err_dma_free: | |
473 | bgmac_dma_free(bgmac); | |
474 | return -ENOMEM; | |
475 | } | |
476 | ||
477 | static void bgmac_dma_init(struct bgmac *bgmac) | |
478 | { | |
479 | struct bgmac_dma_ring *ring; | |
480 | struct bgmac_dma_desc *dma_desc; | |
481 | u32 ctl0, ctl1; | |
482 | int i; | |
483 | ||
484 | for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) { | |
485 | ring = &bgmac->tx_ring[i]; | |
486 | ||
487 | /* We don't implement unaligned addressing, so enable first */ | |
488 | bgmac_dma_tx_enable(bgmac, ring); | |
489 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGLO, | |
490 | lower_32_bits(ring->dma_base)); | |
491 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_TX_RINGHI, | |
492 | upper_32_bits(ring->dma_base)); | |
493 | ||
494 | ring->start = 0; | |
495 | ring->end = 0; /* Points the slot that should *not* be read */ | |
496 | } | |
497 | ||
498 | for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) { | |
499 | ring = &bgmac->rx_ring[i]; | |
500 | ||
501 | /* We don't implement unaligned addressing, so enable first */ | |
502 | bgmac_dma_rx_enable(bgmac, ring); | |
503 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGLO, | |
504 | lower_32_bits(ring->dma_base)); | |
505 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_RINGHI, | |
506 | upper_32_bits(ring->dma_base)); | |
507 | ||
508 | for (i = 0, dma_desc = ring->cpu_base; i < ring->num_slots; | |
509 | i++, dma_desc++) { | |
510 | ctl0 = ctl1 = 0; | |
511 | ||
512 | if (i == ring->num_slots - 1) | |
513 | ctl0 |= BGMAC_DESC_CTL0_EOT; | |
514 | ctl1 |= BGMAC_RX_BUF_SIZE & BGMAC_DESC_CTL1_LEN; | |
515 | /* Is there any BGMAC device that requires extension? */ | |
516 | /* ctl1 |= (addrext << B43_DMA64_DCTL1_ADDREXT_SHIFT) & | |
517 | * B43_DMA64_DCTL1_ADDREXT_MASK; | |
518 | */ | |
519 | ||
520 | dma_desc->addr_low = cpu_to_le32(lower_32_bits(ring->slots[i].dma_addr)); | |
521 | dma_desc->addr_high = cpu_to_le32(upper_32_bits(ring->slots[i].dma_addr)); | |
522 | dma_desc->ctl0 = cpu_to_le32(ctl0); | |
523 | dma_desc->ctl1 = cpu_to_le32(ctl1); | |
524 | } | |
525 | ||
526 | bgmac_write(bgmac, ring->mmio_base + BGMAC_DMA_RX_INDEX, | |
527 | ring->num_slots * sizeof(struct bgmac_dma_desc)); | |
528 | ||
529 | ring->start = 0; | |
530 | ring->end = 0; | |
531 | } | |
532 | } | |
533 | ||
534 | /************************************************** | |
535 | * PHY ops | |
536 | **************************************************/ | |
537 | ||
538 | u16 bgmac_phy_read(struct bgmac *bgmac, u8 phyaddr, u8 reg) | |
539 | { | |
540 | struct bcma_device *core; | |
541 | u16 phy_access_addr; | |
542 | u16 phy_ctl_addr; | |
543 | u32 tmp; | |
544 | ||
545 | BUILD_BUG_ON(BGMAC_PA_DATA_MASK != BCMA_GMAC_CMN_PA_DATA_MASK); | |
546 | BUILD_BUG_ON(BGMAC_PA_ADDR_MASK != BCMA_GMAC_CMN_PA_ADDR_MASK); | |
547 | BUILD_BUG_ON(BGMAC_PA_ADDR_SHIFT != BCMA_GMAC_CMN_PA_ADDR_SHIFT); | |
548 | BUILD_BUG_ON(BGMAC_PA_REG_MASK != BCMA_GMAC_CMN_PA_REG_MASK); | |
549 | BUILD_BUG_ON(BGMAC_PA_REG_SHIFT != BCMA_GMAC_CMN_PA_REG_SHIFT); | |
550 | BUILD_BUG_ON(BGMAC_PA_WRITE != BCMA_GMAC_CMN_PA_WRITE); | |
551 | BUILD_BUG_ON(BGMAC_PA_START != BCMA_GMAC_CMN_PA_START); | |
552 | BUILD_BUG_ON(BGMAC_PC_EPA_MASK != BCMA_GMAC_CMN_PC_EPA_MASK); | |
553 | BUILD_BUG_ON(BGMAC_PC_MCT_MASK != BCMA_GMAC_CMN_PC_MCT_MASK); | |
554 | BUILD_BUG_ON(BGMAC_PC_MCT_SHIFT != BCMA_GMAC_CMN_PC_MCT_SHIFT); | |
555 | BUILD_BUG_ON(BGMAC_PC_MTE != BCMA_GMAC_CMN_PC_MTE); | |
556 | ||
557 | if (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT) { | |
558 | core = bgmac->core->bus->drv_gmac_cmn.core; | |
559 | phy_access_addr = BCMA_GMAC_CMN_PHY_ACCESS; | |
560 | phy_ctl_addr = BCMA_GMAC_CMN_PHY_CTL; | |
561 | } else { | |
562 | core = bgmac->core; | |
563 | phy_access_addr = BGMAC_PHY_ACCESS; | |
564 | phy_ctl_addr = BGMAC_PHY_CNTL; | |
565 | } | |
566 | ||
567 | tmp = bcma_read32(core, phy_ctl_addr); | |
568 | tmp &= ~BGMAC_PC_EPA_MASK; | |
569 | tmp |= phyaddr; | |
570 | bcma_write32(core, phy_ctl_addr, tmp); | |
571 | ||
572 | tmp = BGMAC_PA_START; | |
573 | tmp |= phyaddr << BGMAC_PA_ADDR_SHIFT; | |
574 | tmp |= reg << BGMAC_PA_REG_SHIFT; | |
575 | bcma_write32(core, phy_access_addr, tmp); | |
576 | ||
577 | if (!bgmac_wait_value(core, phy_access_addr, BGMAC_PA_START, 0, 1000)) { | |
578 | bgmac_err(bgmac, "Reading PHY %d register 0x%X failed\n", | |
579 | phyaddr, reg); | |
580 | return 0xffff; | |
581 | } | |
582 | ||
583 | return bcma_read32(core, phy_access_addr) & BGMAC_PA_DATA_MASK; | |
584 | } | |
585 | ||
586 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphywr */ | |
587 | void bgmac_phy_write(struct bgmac *bgmac, u8 phyaddr, u8 reg, u16 value) | |
588 | { | |
589 | struct bcma_device *core; | |
590 | u16 phy_access_addr; | |
591 | u16 phy_ctl_addr; | |
592 | u32 tmp; | |
593 | ||
594 | if (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT) { | |
595 | core = bgmac->core->bus->drv_gmac_cmn.core; | |
596 | phy_access_addr = BCMA_GMAC_CMN_PHY_ACCESS; | |
597 | phy_ctl_addr = BCMA_GMAC_CMN_PHY_CTL; | |
598 | } else { | |
599 | core = bgmac->core; | |
600 | phy_access_addr = BGMAC_PHY_ACCESS; | |
601 | phy_ctl_addr = BGMAC_PHY_CNTL; | |
602 | } | |
603 | ||
604 | tmp = bcma_read32(core, phy_ctl_addr); | |
605 | tmp &= ~BGMAC_PC_EPA_MASK; | |
606 | tmp |= phyaddr; | |
607 | bcma_write32(core, phy_ctl_addr, tmp); | |
608 | ||
609 | bgmac_write(bgmac, BGMAC_INT_STATUS, BGMAC_IS_MDIO); | |
610 | if (bgmac_read(bgmac, BGMAC_INT_STATUS) & BGMAC_IS_MDIO) | |
611 | bgmac_warn(bgmac, "Error setting MDIO int\n"); | |
612 | ||
613 | tmp = BGMAC_PA_START; | |
614 | tmp |= BGMAC_PA_WRITE; | |
615 | tmp |= phyaddr << BGMAC_PA_ADDR_SHIFT; | |
616 | tmp |= reg << BGMAC_PA_REG_SHIFT; | |
617 | tmp |= value; | |
618 | bcma_write32(core, phy_access_addr, tmp); | |
619 | ||
620 | if (!bgmac_wait_value(core, phy_access_addr, BGMAC_PA_START, 0, 1000)) | |
621 | bgmac_err(bgmac, "Writing to PHY %d register 0x%X failed\n", | |
622 | phyaddr, reg); | |
623 | } | |
624 | ||
625 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyforce */ | |
626 | static void bgmac_phy_force(struct bgmac *bgmac) | |
627 | { | |
628 | u16 ctl; | |
629 | u16 mask = ~(BGMAC_PHY_CTL_SPEED | BGMAC_PHY_CTL_SPEED_MSB | | |
630 | BGMAC_PHY_CTL_ANENAB | BGMAC_PHY_CTL_DUPLEX); | |
631 | ||
632 | if (bgmac->phyaddr == BGMAC_PHY_NOREGS) | |
633 | return; | |
634 | ||
635 | if (bgmac->autoneg) | |
636 | return; | |
637 | ||
638 | ctl = bgmac_phy_read(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL); | |
639 | ctl &= mask; | |
640 | if (bgmac->full_duplex) | |
641 | ctl |= BGMAC_PHY_CTL_DUPLEX; | |
642 | if (bgmac->speed == BGMAC_SPEED_100) | |
643 | ctl |= BGMAC_PHY_CTL_SPEED_100; | |
644 | else if (bgmac->speed == BGMAC_SPEED_1000) | |
645 | ctl |= BGMAC_PHY_CTL_SPEED_1000; | |
646 | bgmac_phy_write(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL, ctl); | |
647 | } | |
648 | ||
649 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyadvertise */ | |
650 | static void bgmac_phy_advertise(struct bgmac *bgmac) | |
651 | { | |
652 | u16 adv; | |
653 | ||
654 | if (bgmac->phyaddr == BGMAC_PHY_NOREGS) | |
655 | return; | |
656 | ||
657 | if (!bgmac->autoneg) | |
658 | return; | |
659 | ||
660 | /* Adv selected 10/100 speeds */ | |
661 | adv = bgmac_phy_read(bgmac, bgmac->phyaddr, BGMAC_PHY_ADV); | |
662 | adv &= ~(BGMAC_PHY_ADV_10HALF | BGMAC_PHY_ADV_10FULL | | |
663 | BGMAC_PHY_ADV_100HALF | BGMAC_PHY_ADV_100FULL); | |
664 | if (!bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_10) | |
665 | adv |= BGMAC_PHY_ADV_10HALF; | |
666 | if (!bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_100) | |
667 | adv |= BGMAC_PHY_ADV_100HALF; | |
668 | if (bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_10) | |
669 | adv |= BGMAC_PHY_ADV_10FULL; | |
670 | if (bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_100) | |
671 | adv |= BGMAC_PHY_ADV_100FULL; | |
672 | bgmac_phy_write(bgmac, bgmac->phyaddr, BGMAC_PHY_ADV, adv); | |
673 | ||
674 | /* Adv selected 1000 speeds */ | |
675 | adv = bgmac_phy_read(bgmac, bgmac->phyaddr, BGMAC_PHY_ADV2); | |
676 | adv &= ~(BGMAC_PHY_ADV2_1000HALF | BGMAC_PHY_ADV2_1000FULL); | |
677 | if (!bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_1000) | |
678 | adv |= BGMAC_PHY_ADV2_1000HALF; | |
679 | if (bgmac->full_duplex && bgmac->speed & BGMAC_SPEED_1000) | |
680 | adv |= BGMAC_PHY_ADV2_1000FULL; | |
681 | bgmac_phy_write(bgmac, bgmac->phyaddr, BGMAC_PHY_ADV2, adv); | |
682 | ||
683 | /* Restart */ | |
684 | bgmac_phy_write(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL, | |
685 | bgmac_phy_read(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL) | | |
686 | BGMAC_PHY_CTL_RESTART); | |
687 | } | |
688 | ||
689 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyinit */ | |
690 | static void bgmac_phy_init(struct bgmac *bgmac) | |
691 | { | |
692 | struct bcma_chipinfo *ci = &bgmac->core->bus->chipinfo; | |
693 | struct bcma_drv_cc *cc = &bgmac->core->bus->drv_cc; | |
694 | u8 i; | |
695 | ||
696 | if (ci->id == BCMA_CHIP_ID_BCM5356) { | |
697 | for (i = 0; i < 5; i++) { | |
698 | bgmac_phy_write(bgmac, i, 0x1f, 0x008b); | |
699 | bgmac_phy_write(bgmac, i, 0x15, 0x0100); | |
700 | bgmac_phy_write(bgmac, i, 0x1f, 0x000f); | |
701 | bgmac_phy_write(bgmac, i, 0x12, 0x2aaa); | |
702 | bgmac_phy_write(bgmac, i, 0x1f, 0x000b); | |
703 | } | |
704 | } | |
705 | if ((ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg != 10) || | |
706 | (ci->id == BCMA_CHIP_ID_BCM4749 && ci->pkg != 10) || | |
707 | (ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg != 9)) { | |
708 | bcma_chipco_chipctl_maskset(cc, 2, ~0xc0000000, 0); | |
709 | bcma_chipco_chipctl_maskset(cc, 4, ~0x80000000, 0); | |
710 | for (i = 0; i < 5; i++) { | |
711 | bgmac_phy_write(bgmac, i, 0x1f, 0x000f); | |
712 | bgmac_phy_write(bgmac, i, 0x16, 0x5284); | |
713 | bgmac_phy_write(bgmac, i, 0x1f, 0x000b); | |
714 | bgmac_phy_write(bgmac, i, 0x17, 0x0010); | |
715 | bgmac_phy_write(bgmac, i, 0x1f, 0x000f); | |
716 | bgmac_phy_write(bgmac, i, 0x16, 0x5296); | |
717 | bgmac_phy_write(bgmac, i, 0x17, 0x1073); | |
718 | bgmac_phy_write(bgmac, i, 0x17, 0x9073); | |
719 | bgmac_phy_write(bgmac, i, 0x16, 0x52b6); | |
720 | bgmac_phy_write(bgmac, i, 0x17, 0x9273); | |
721 | bgmac_phy_write(bgmac, i, 0x1f, 0x000b); | |
722 | } | |
723 | } | |
724 | } | |
725 | ||
726 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyreset */ | |
727 | static void bgmac_phy_reset(struct bgmac *bgmac) | |
728 | { | |
729 | if (bgmac->phyaddr == BGMAC_PHY_NOREGS) | |
730 | return; | |
731 | ||
732 | bgmac_phy_write(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL, | |
733 | BGMAC_PHY_CTL_RESET); | |
734 | udelay(100); | |
735 | if (bgmac_phy_read(bgmac, bgmac->phyaddr, BGMAC_PHY_CTL) & | |
736 | BGMAC_PHY_CTL_RESET) | |
737 | bgmac_err(bgmac, "PHY reset failed\n"); | |
738 | bgmac_phy_init(bgmac); | |
739 | } | |
740 | ||
741 | /************************************************** | |
742 | * Chip ops | |
743 | **************************************************/ | |
744 | ||
745 | /* TODO: can we just drop @force? Can we don't reset MAC at all if there is | |
746 | * nothing to change? Try if after stabilizng driver. | |
747 | */ | |
748 | static void bgmac_cmdcfg_maskset(struct bgmac *bgmac, u32 mask, u32 set, | |
749 | bool force) | |
750 | { | |
751 | u32 cmdcfg = bgmac_read(bgmac, BGMAC_CMDCFG); | |
752 | u32 new_val = (cmdcfg & mask) | set; | |
753 | ||
754 | bgmac_set(bgmac, BGMAC_CMDCFG, BGMAC_CMDCFG_SR); | |
755 | udelay(2); | |
756 | ||
757 | if (new_val != cmdcfg || force) | |
758 | bgmac_write(bgmac, BGMAC_CMDCFG, new_val); | |
759 | ||
760 | bgmac_mask(bgmac, BGMAC_CMDCFG, ~BGMAC_CMDCFG_SR); | |
761 | udelay(2); | |
762 | } | |
763 | ||
4e209001 HM |
764 | static void bgmac_write_mac_address(struct bgmac *bgmac, u8 *addr) |
765 | { | |
766 | u32 tmp; | |
767 | ||
768 | tmp = (addr[0] << 24) | (addr[1] << 16) | (addr[2] << 8) | addr[3]; | |
769 | bgmac_write(bgmac, BGMAC_MACADDR_HIGH, tmp); | |
770 | tmp = (addr[4] << 8) | addr[5]; | |
771 | bgmac_write(bgmac, BGMAC_MACADDR_LOW, tmp); | |
772 | } | |
773 | ||
dd4544f0 RM |
774 | #if 0 /* We don't use that regs yet */ |
775 | static void bgmac_chip_stats_update(struct bgmac *bgmac) | |
776 | { | |
777 | int i; | |
778 | ||
779 | if (bgmac->core->id.id != BCMA_CORE_4706_MAC_GBIT) { | |
780 | for (i = 0; i < BGMAC_NUM_MIB_TX_REGS; i++) | |
781 | bgmac->mib_tx_regs[i] = | |
782 | bgmac_read(bgmac, | |
783 | BGMAC_TX_GOOD_OCTETS + (i * 4)); | |
784 | for (i = 0; i < BGMAC_NUM_MIB_RX_REGS; i++) | |
785 | bgmac->mib_rx_regs[i] = | |
786 | bgmac_read(bgmac, | |
787 | BGMAC_RX_GOOD_OCTETS + (i * 4)); | |
788 | } | |
789 | ||
790 | /* TODO: what else? how to handle BCM4706? Specs are needed */ | |
791 | } | |
792 | #endif | |
793 | ||
794 | static void bgmac_clear_mib(struct bgmac *bgmac) | |
795 | { | |
796 | int i; | |
797 | ||
798 | if (bgmac->core->id.id == BCMA_CORE_4706_MAC_GBIT) | |
799 | return; | |
800 | ||
801 | bgmac_set(bgmac, BGMAC_DEV_CTL, BGMAC_DC_MROR); | |
802 | for (i = 0; i < BGMAC_NUM_MIB_TX_REGS; i++) | |
803 | bgmac_read(bgmac, BGMAC_TX_GOOD_OCTETS + (i * 4)); | |
804 | for (i = 0; i < BGMAC_NUM_MIB_RX_REGS; i++) | |
805 | bgmac_read(bgmac, BGMAC_RX_GOOD_OCTETS + (i * 4)); | |
806 | } | |
807 | ||
808 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/gmac_speed */ | |
809 | static void bgmac_speed(struct bgmac *bgmac, int speed) | |
810 | { | |
811 | u32 mask = ~(BGMAC_CMDCFG_ES_MASK | BGMAC_CMDCFG_HD); | |
812 | u32 set = 0; | |
813 | ||
814 | if (speed & BGMAC_SPEED_10) | |
815 | set |= BGMAC_CMDCFG_ES_10; | |
816 | if (speed & BGMAC_SPEED_100) | |
817 | set |= BGMAC_CMDCFG_ES_100; | |
818 | if (speed & BGMAC_SPEED_1000) | |
819 | set |= BGMAC_CMDCFG_ES_1000; | |
820 | if (!bgmac->full_duplex) | |
821 | set |= BGMAC_CMDCFG_HD; | |
822 | bgmac_cmdcfg_maskset(bgmac, mask, set, true); | |
823 | } | |
824 | ||
825 | static void bgmac_miiconfig(struct bgmac *bgmac) | |
826 | { | |
827 | u8 imode = (bgmac_read(bgmac, BGMAC_DEV_STATUS) & BGMAC_DS_MM_MASK) >> | |
828 | BGMAC_DS_MM_SHIFT; | |
829 | if (imode == 0 || imode == 1) { | |
830 | if (bgmac->autoneg) | |
831 | bgmac_speed(bgmac, BGMAC_SPEED_100); | |
832 | else | |
833 | bgmac_speed(bgmac, bgmac->speed); | |
834 | } | |
835 | } | |
836 | ||
837 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipreset */ | |
838 | static void bgmac_chip_reset(struct bgmac *bgmac) | |
839 | { | |
840 | struct bcma_device *core = bgmac->core; | |
841 | struct bcma_bus *bus = core->bus; | |
842 | struct bcma_chipinfo *ci = &bus->chipinfo; | |
843 | u32 flags = 0; | |
844 | u32 iost; | |
845 | int i; | |
846 | ||
847 | if (bcma_core_is_enabled(core)) { | |
848 | if (!bgmac->stats_grabbed) { | |
849 | /* bgmac_chip_stats_update(bgmac); */ | |
850 | bgmac->stats_grabbed = true; | |
851 | } | |
852 | ||
853 | for (i = 0; i < BGMAC_MAX_TX_RINGS; i++) | |
854 | bgmac_dma_tx_reset(bgmac, &bgmac->tx_ring[i]); | |
855 | ||
856 | bgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_ML, false); | |
857 | udelay(1); | |
858 | ||
859 | for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) | |
860 | bgmac_dma_rx_reset(bgmac, &bgmac->rx_ring[i]); | |
861 | ||
862 | /* TODO: Clear software multicast filter list */ | |
863 | } | |
864 | ||
865 | iost = bcma_aread32(core, BCMA_IOST); | |
866 | if ((ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg == 10) || | |
867 | (ci->id == BCMA_CHIP_ID_BCM4749 && ci->pkg == 10) || | |
868 | (ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg == 9)) | |
869 | iost &= ~BGMAC_BCMA_IOST_ATTACHED; | |
870 | ||
871 | if (iost & BGMAC_BCMA_IOST_ATTACHED) { | |
872 | flags = BGMAC_BCMA_IOCTL_SW_CLKEN; | |
873 | if (!bgmac->has_robosw) | |
874 | flags |= BGMAC_BCMA_IOCTL_SW_RESET; | |
875 | } | |
876 | ||
877 | bcma_core_enable(core, flags); | |
878 | ||
879 | if (core->id.rev > 2) { | |
880 | bgmac_set(bgmac, BCMA_CLKCTLST, 1 << 8); | |
881 | bgmac_wait_value(bgmac->core, BCMA_CLKCTLST, 1 << 24, 1 << 24, | |
882 | 1000); | |
883 | } | |
884 | ||
885 | if (ci->id == BCMA_CHIP_ID_BCM5357 || ci->id == BCMA_CHIP_ID_BCM4749 || | |
886 | ci->id == BCMA_CHIP_ID_BCM53572) { | |
887 | struct bcma_drv_cc *cc = &bgmac->core->bus->drv_cc; | |
888 | u8 et_swtype = 0; | |
889 | u8 sw_type = BGMAC_CHIPCTL_1_SW_TYPE_EPHY | | |
890 | BGMAC_CHIPCTL_1_IF_TYPE_RMII; | |
891 | char buf[2]; | |
892 | ||
893 | if (nvram_getenv("et_swtype", buf, 1) > 0) { | |
894 | if (kstrtou8(buf, 0, &et_swtype)) | |
895 | bgmac_err(bgmac, "Failed to parse et_swtype (%s)\n", | |
896 | buf); | |
897 | et_swtype &= 0x0f; | |
898 | et_swtype <<= 4; | |
899 | sw_type = et_swtype; | |
900 | } else if (ci->id == BCMA_CHIP_ID_BCM5357 && ci->pkg == 9) { | |
901 | sw_type = BGMAC_CHIPCTL_1_SW_TYPE_EPHYRMII; | |
b5a4c2f3 HM |
902 | } else if ((ci->id != BCMA_CHIP_ID_BCM53572 && ci->pkg == 10) || |
903 | (ci->id == BCMA_CHIP_ID_BCM53572 && ci->pkg == 9)) { | |
904 | sw_type = BGMAC_CHIPCTL_1_IF_TYPE_RGMII | | |
905 | BGMAC_CHIPCTL_1_SW_TYPE_RGMII; | |
dd4544f0 RM |
906 | } |
907 | bcma_chipco_chipctl_maskset(cc, 1, | |
908 | ~(BGMAC_CHIPCTL_1_IF_TYPE_MASK | | |
909 | BGMAC_CHIPCTL_1_SW_TYPE_MASK), | |
910 | sw_type); | |
911 | } | |
912 | ||
913 | if (iost & BGMAC_BCMA_IOST_ATTACHED && !bgmac->has_robosw) | |
914 | bcma_awrite32(core, BCMA_IOCTL, | |
915 | bcma_aread32(core, BCMA_IOCTL) & | |
916 | ~BGMAC_BCMA_IOCTL_SW_RESET); | |
917 | ||
918 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/gmac_reset | |
919 | * Specs don't say about using BGMAC_CMDCFG_SR, but in this routine | |
920 | * BGMAC_CMDCFG is read _after_ putting chip in a reset. So it has to | |
921 | * be keps until taking MAC out of the reset. | |
922 | */ | |
923 | bgmac_cmdcfg_maskset(bgmac, | |
924 | ~(BGMAC_CMDCFG_TE | | |
925 | BGMAC_CMDCFG_RE | | |
926 | BGMAC_CMDCFG_RPI | | |
927 | BGMAC_CMDCFG_TAI | | |
928 | BGMAC_CMDCFG_HD | | |
929 | BGMAC_CMDCFG_ML | | |
930 | BGMAC_CMDCFG_CFE | | |
931 | BGMAC_CMDCFG_RL | | |
932 | BGMAC_CMDCFG_RED | | |
933 | BGMAC_CMDCFG_PE | | |
934 | BGMAC_CMDCFG_TPI | | |
935 | BGMAC_CMDCFG_PAD_EN | | |
936 | BGMAC_CMDCFG_PF), | |
937 | BGMAC_CMDCFG_PROM | | |
938 | BGMAC_CMDCFG_NLC | | |
939 | BGMAC_CMDCFG_CFE | | |
940 | BGMAC_CMDCFG_SR, | |
941 | false); | |
942 | ||
943 | bgmac_clear_mib(bgmac); | |
944 | if (core->id.id == BCMA_CORE_4706_MAC_GBIT) | |
945 | bcma_maskset32(bgmac->cmn, BCMA_GMAC_CMN_PHY_CTL, ~0, | |
946 | BCMA_GMAC_CMN_PC_MTE); | |
947 | else | |
948 | bgmac_set(bgmac, BGMAC_PHY_CNTL, BGMAC_PC_MTE); | |
949 | bgmac_miiconfig(bgmac); | |
950 | bgmac_phy_init(bgmac); | |
951 | ||
952 | bgmac->int_status = 0; | |
953 | } | |
954 | ||
955 | static void bgmac_chip_intrs_on(struct bgmac *bgmac) | |
956 | { | |
957 | bgmac_write(bgmac, BGMAC_INT_MASK, bgmac->int_mask); | |
958 | } | |
959 | ||
960 | static void bgmac_chip_intrs_off(struct bgmac *bgmac) | |
961 | { | |
962 | bgmac_write(bgmac, BGMAC_INT_MASK, 0); | |
963 | } | |
964 | ||
965 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/gmac_enable */ | |
966 | static void bgmac_enable(struct bgmac *bgmac) | |
967 | { | |
968 | struct bcma_chipinfo *ci = &bgmac->core->bus->chipinfo; | |
969 | u32 cmdcfg; | |
970 | u32 mode; | |
971 | u32 rxq_ctl; | |
972 | u32 fl_ctl; | |
973 | u16 bp_clk; | |
974 | u8 mdp; | |
975 | ||
976 | cmdcfg = bgmac_read(bgmac, BGMAC_CMDCFG); | |
977 | bgmac_cmdcfg_maskset(bgmac, ~(BGMAC_CMDCFG_TE | BGMAC_CMDCFG_RE), | |
978 | BGMAC_CMDCFG_SR, true); | |
979 | udelay(2); | |
980 | cmdcfg |= BGMAC_CMDCFG_TE | BGMAC_CMDCFG_RE; | |
981 | bgmac_write(bgmac, BGMAC_CMDCFG, cmdcfg); | |
982 | ||
983 | mode = (bgmac_read(bgmac, BGMAC_DEV_STATUS) & BGMAC_DS_MM_MASK) >> | |
984 | BGMAC_DS_MM_SHIFT; | |
985 | if (ci->id != BCMA_CHIP_ID_BCM47162 || mode != 0) | |
986 | bgmac_set(bgmac, BCMA_CLKCTLST, BCMA_CLKCTLST_FORCEHT); | |
987 | if (ci->id == BCMA_CHIP_ID_BCM47162 && mode == 2) | |
988 | bcma_chipco_chipctl_maskset(&bgmac->core->bus->drv_cc, 1, ~0, | |
989 | BGMAC_CHIPCTL_1_RXC_DLL_BYPASS); | |
990 | ||
991 | switch (ci->id) { | |
992 | case BCMA_CHIP_ID_BCM5357: | |
993 | case BCMA_CHIP_ID_BCM4749: | |
994 | case BCMA_CHIP_ID_BCM53572: | |
995 | case BCMA_CHIP_ID_BCM4716: | |
996 | case BCMA_CHIP_ID_BCM47162: | |
997 | fl_ctl = 0x03cb04cb; | |
998 | if (ci->id == BCMA_CHIP_ID_BCM5357 || | |
999 | ci->id == BCMA_CHIP_ID_BCM4749 || | |
1000 | ci->id == BCMA_CHIP_ID_BCM53572) | |
1001 | fl_ctl = 0x2300e1; | |
1002 | bgmac_write(bgmac, BGMAC_FLOW_CTL_THRESH, fl_ctl); | |
1003 | bgmac_write(bgmac, BGMAC_PAUSE_CTL, 0x27fff); | |
1004 | break; | |
1005 | } | |
1006 | ||
1007 | rxq_ctl = bgmac_read(bgmac, BGMAC_RXQ_CTL); | |
1008 | rxq_ctl &= ~BGMAC_RXQ_CTL_MDP_MASK; | |
1009 | bp_clk = bcma_pmu_get_bus_clock(&bgmac->core->bus->drv_cc) / 1000000; | |
1010 | mdp = (bp_clk * 128 / 1000) - 3; | |
1011 | rxq_ctl |= (mdp << BGMAC_RXQ_CTL_MDP_SHIFT); | |
1012 | bgmac_write(bgmac, BGMAC_RXQ_CTL, rxq_ctl); | |
1013 | } | |
1014 | ||
1015 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipinit */ | |
1016 | static void bgmac_chip_init(struct bgmac *bgmac, bool full_init) | |
1017 | { | |
1018 | struct bgmac_dma_ring *ring; | |
dd4544f0 RM |
1019 | int i; |
1020 | ||
1021 | /* 1 interrupt per received frame */ | |
1022 | bgmac_write(bgmac, BGMAC_INT_RECV_LAZY, 1 << BGMAC_IRL_FC_SHIFT); | |
1023 | ||
1024 | /* Enable 802.3x tx flow control (honor received PAUSE frames) */ | |
1025 | bgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_RPI, 0, true); | |
1026 | ||
1027 | if (bgmac->net_dev->flags & IFF_PROMISC) | |
1028 | bgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_PROM, false); | |
1029 | else | |
1030 | bgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_PROM, 0, false); | |
1031 | ||
4e209001 | 1032 | bgmac_write_mac_address(bgmac, bgmac->net_dev->dev_addr); |
dd4544f0 RM |
1033 | |
1034 | if (bgmac->loopback) | |
1035 | bgmac_cmdcfg_maskset(bgmac, ~0, BGMAC_CMDCFG_ML, true); | |
1036 | else | |
1037 | bgmac_cmdcfg_maskset(bgmac, ~BGMAC_CMDCFG_ML, 0, true); | |
1038 | ||
1039 | bgmac_write(bgmac, BGMAC_RXMAX_LENGTH, 32 + ETHER_MAX_LEN); | |
1040 | ||
1041 | if (!bgmac->autoneg) { | |
1042 | bgmac_speed(bgmac, bgmac->speed); | |
1043 | bgmac_phy_force(bgmac); | |
1044 | } else if (bgmac->speed) { /* if there is anything to adv */ | |
1045 | bgmac_phy_advertise(bgmac); | |
1046 | } | |
1047 | ||
1048 | if (full_init) { | |
1049 | bgmac_dma_init(bgmac); | |
1050 | if (1) /* FIXME: is there any case we don't want IRQs? */ | |
1051 | bgmac_chip_intrs_on(bgmac); | |
1052 | } else { | |
1053 | for (i = 0; i < BGMAC_MAX_RX_RINGS; i++) { | |
1054 | ring = &bgmac->rx_ring[i]; | |
1055 | bgmac_dma_rx_enable(bgmac, ring); | |
1056 | } | |
1057 | } | |
1058 | ||
1059 | bgmac_enable(bgmac); | |
1060 | } | |
1061 | ||
1062 | static irqreturn_t bgmac_interrupt(int irq, void *dev_id) | |
1063 | { | |
1064 | struct bgmac *bgmac = netdev_priv(dev_id); | |
1065 | ||
1066 | u32 int_status = bgmac_read(bgmac, BGMAC_INT_STATUS); | |
1067 | int_status &= bgmac->int_mask; | |
1068 | ||
1069 | if (!int_status) | |
1070 | return IRQ_NONE; | |
1071 | ||
1072 | /* Ack */ | |
1073 | bgmac_write(bgmac, BGMAC_INT_STATUS, int_status); | |
1074 | ||
1075 | /* Disable new interrupts until handling existing ones */ | |
1076 | bgmac_chip_intrs_off(bgmac); | |
1077 | ||
1078 | bgmac->int_status = int_status; | |
1079 | ||
1080 | napi_schedule(&bgmac->napi); | |
1081 | ||
1082 | return IRQ_HANDLED; | |
1083 | } | |
1084 | ||
1085 | static int bgmac_poll(struct napi_struct *napi, int weight) | |
1086 | { | |
1087 | struct bgmac *bgmac = container_of(napi, struct bgmac, napi); | |
1088 | struct bgmac_dma_ring *ring; | |
1089 | int handled = 0; | |
1090 | ||
1091 | if (bgmac->int_status & BGMAC_IS_TX0) { | |
1092 | ring = &bgmac->tx_ring[0]; | |
1093 | bgmac_dma_tx_free(bgmac, ring); | |
1094 | bgmac->int_status &= ~BGMAC_IS_TX0; | |
1095 | } | |
1096 | ||
1097 | if (bgmac->int_status & BGMAC_IS_RX) { | |
1098 | ring = &bgmac->rx_ring[0]; | |
1099 | handled += bgmac_dma_rx_read(bgmac, ring, weight); | |
1100 | bgmac->int_status &= ~BGMAC_IS_RX; | |
1101 | } | |
1102 | ||
1103 | if (bgmac->int_status) { | |
1104 | bgmac_err(bgmac, "Unknown IRQs: 0x%08X\n", bgmac->int_status); | |
1105 | bgmac->int_status = 0; | |
1106 | } | |
1107 | ||
1108 | if (handled < weight) | |
1109 | napi_complete(napi); | |
1110 | ||
1111 | bgmac_chip_intrs_on(bgmac); | |
1112 | ||
1113 | return handled; | |
1114 | } | |
1115 | ||
1116 | /************************************************** | |
1117 | * net_device_ops | |
1118 | **************************************************/ | |
1119 | ||
1120 | static int bgmac_open(struct net_device *net_dev) | |
1121 | { | |
1122 | struct bgmac *bgmac = netdev_priv(net_dev); | |
1123 | int err = 0; | |
1124 | ||
1125 | bgmac_chip_reset(bgmac); | |
1126 | /* Specs say about reclaiming rings here, but we do that in DMA init */ | |
1127 | bgmac_chip_init(bgmac, true); | |
1128 | ||
1129 | err = request_irq(bgmac->core->irq, bgmac_interrupt, IRQF_SHARED, | |
1130 | KBUILD_MODNAME, net_dev); | |
1131 | if (err < 0) { | |
1132 | bgmac_err(bgmac, "IRQ request error: %d!\n", err); | |
1133 | goto err_out; | |
1134 | } | |
1135 | napi_enable(&bgmac->napi); | |
1136 | ||
1137 | netif_carrier_on(net_dev); | |
1138 | ||
1139 | err_out: | |
1140 | return err; | |
1141 | } | |
1142 | ||
1143 | static int bgmac_stop(struct net_device *net_dev) | |
1144 | { | |
1145 | struct bgmac *bgmac = netdev_priv(net_dev); | |
1146 | ||
1147 | netif_carrier_off(net_dev); | |
1148 | ||
1149 | napi_disable(&bgmac->napi); | |
1150 | bgmac_chip_intrs_off(bgmac); | |
1151 | free_irq(bgmac->core->irq, net_dev); | |
1152 | ||
1153 | bgmac_chip_reset(bgmac); | |
1154 | ||
1155 | return 0; | |
1156 | } | |
1157 | ||
1158 | static netdev_tx_t bgmac_start_xmit(struct sk_buff *skb, | |
1159 | struct net_device *net_dev) | |
1160 | { | |
1161 | struct bgmac *bgmac = netdev_priv(net_dev); | |
1162 | struct bgmac_dma_ring *ring; | |
1163 | ||
1164 | /* No QOS support yet */ | |
1165 | ring = &bgmac->tx_ring[0]; | |
1166 | return bgmac_dma_tx_add(bgmac, ring, skb); | |
1167 | } | |
1168 | ||
4e209001 HM |
1169 | static int bgmac_set_mac_address(struct net_device *net_dev, void *addr) |
1170 | { | |
1171 | struct bgmac *bgmac = netdev_priv(net_dev); | |
1172 | int ret; | |
1173 | ||
1174 | ret = eth_prepare_mac_addr_change(net_dev, addr); | |
1175 | if (ret < 0) | |
1176 | return ret; | |
1177 | bgmac_write_mac_address(bgmac, (u8 *)addr); | |
1178 | eth_commit_mac_addr_change(net_dev, addr); | |
1179 | return 0; | |
1180 | } | |
1181 | ||
dd4544f0 RM |
1182 | static int bgmac_ioctl(struct net_device *net_dev, struct ifreq *ifr, int cmd) |
1183 | { | |
1184 | struct bgmac *bgmac = netdev_priv(net_dev); | |
1185 | struct mii_ioctl_data *data = if_mii(ifr); | |
1186 | ||
1187 | switch (cmd) { | |
1188 | case SIOCGMIIPHY: | |
1189 | data->phy_id = bgmac->phyaddr; | |
1190 | /* fallthru */ | |
1191 | case SIOCGMIIREG: | |
1192 | if (!netif_running(net_dev)) | |
1193 | return -EAGAIN; | |
1194 | data->val_out = bgmac_phy_read(bgmac, data->phy_id, | |
1195 | data->reg_num & 0x1f); | |
1196 | return 0; | |
1197 | case SIOCSMIIREG: | |
1198 | if (!netif_running(net_dev)) | |
1199 | return -EAGAIN; | |
1200 | bgmac_phy_write(bgmac, data->phy_id, data->reg_num & 0x1f, | |
1201 | data->val_in); | |
1202 | return 0; | |
1203 | default: | |
1204 | return -EOPNOTSUPP; | |
1205 | } | |
1206 | } | |
1207 | ||
1208 | static const struct net_device_ops bgmac_netdev_ops = { | |
1209 | .ndo_open = bgmac_open, | |
1210 | .ndo_stop = bgmac_stop, | |
1211 | .ndo_start_xmit = bgmac_start_xmit, | |
4e209001 | 1212 | .ndo_set_mac_address = bgmac_set_mac_address, |
522c5907 | 1213 | .ndo_validate_addr = eth_validate_addr, |
dd4544f0 RM |
1214 | .ndo_do_ioctl = bgmac_ioctl, |
1215 | }; | |
1216 | ||
1217 | /************************************************** | |
1218 | * ethtool_ops | |
1219 | **************************************************/ | |
1220 | ||
1221 | static int bgmac_get_settings(struct net_device *net_dev, | |
1222 | struct ethtool_cmd *cmd) | |
1223 | { | |
1224 | struct bgmac *bgmac = netdev_priv(net_dev); | |
1225 | ||
1226 | cmd->supported = SUPPORTED_10baseT_Half | | |
1227 | SUPPORTED_10baseT_Full | | |
1228 | SUPPORTED_100baseT_Half | | |
1229 | SUPPORTED_100baseT_Full | | |
1230 | SUPPORTED_1000baseT_Half | | |
1231 | SUPPORTED_1000baseT_Full | | |
1232 | SUPPORTED_Autoneg; | |
1233 | ||
1234 | if (bgmac->autoneg) { | |
1235 | WARN_ON(cmd->advertising); | |
1236 | if (bgmac->full_duplex) { | |
1237 | if (bgmac->speed & BGMAC_SPEED_10) | |
1238 | cmd->advertising |= ADVERTISED_10baseT_Full; | |
1239 | if (bgmac->speed & BGMAC_SPEED_100) | |
1240 | cmd->advertising |= ADVERTISED_100baseT_Full; | |
1241 | if (bgmac->speed & BGMAC_SPEED_1000) | |
1242 | cmd->advertising |= ADVERTISED_1000baseT_Full; | |
1243 | } else { | |
1244 | if (bgmac->speed & BGMAC_SPEED_10) | |
1245 | cmd->advertising |= ADVERTISED_10baseT_Half; | |
1246 | if (bgmac->speed & BGMAC_SPEED_100) | |
1247 | cmd->advertising |= ADVERTISED_100baseT_Half; | |
1248 | if (bgmac->speed & BGMAC_SPEED_1000) | |
1249 | cmd->advertising |= ADVERTISED_1000baseT_Half; | |
1250 | } | |
1251 | } else { | |
1252 | switch (bgmac->speed) { | |
1253 | case BGMAC_SPEED_10: | |
1254 | ethtool_cmd_speed_set(cmd, SPEED_10); | |
1255 | break; | |
1256 | case BGMAC_SPEED_100: | |
1257 | ethtool_cmd_speed_set(cmd, SPEED_100); | |
1258 | break; | |
1259 | case BGMAC_SPEED_1000: | |
1260 | ethtool_cmd_speed_set(cmd, SPEED_1000); | |
1261 | break; | |
1262 | } | |
1263 | } | |
1264 | ||
1265 | cmd->duplex = bgmac->full_duplex ? DUPLEX_FULL : DUPLEX_HALF; | |
1266 | ||
1267 | cmd->autoneg = bgmac->autoneg; | |
1268 | ||
1269 | return 0; | |
1270 | } | |
1271 | ||
1272 | #if 0 | |
1273 | static int bgmac_set_settings(struct net_device *net_dev, | |
1274 | struct ethtool_cmd *cmd) | |
1275 | { | |
1276 | struct bgmac *bgmac = netdev_priv(net_dev); | |
1277 | ||
1278 | return -1; | |
1279 | } | |
1280 | #endif | |
1281 | ||
1282 | static void bgmac_get_drvinfo(struct net_device *net_dev, | |
1283 | struct ethtool_drvinfo *info) | |
1284 | { | |
1285 | strlcpy(info->driver, KBUILD_MODNAME, sizeof(info->driver)); | |
1286 | strlcpy(info->bus_info, "BCMA", sizeof(info->bus_info)); | |
1287 | } | |
1288 | ||
1289 | static const struct ethtool_ops bgmac_ethtool_ops = { | |
1290 | .get_settings = bgmac_get_settings, | |
1291 | .get_drvinfo = bgmac_get_drvinfo, | |
1292 | }; | |
1293 | ||
1294 | /************************************************** | |
1295 | * BCMA bus ops | |
1296 | **************************************************/ | |
1297 | ||
1298 | /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipattach */ | |
1299 | static int bgmac_probe(struct bcma_device *core) | |
1300 | { | |
1301 | struct net_device *net_dev; | |
1302 | struct bgmac *bgmac; | |
1303 | struct ssb_sprom *sprom = &core->bus->sprom; | |
1304 | u8 *mac = core->core_unit ? sprom->et1mac : sprom->et0mac; | |
1305 | int err; | |
1306 | ||
1307 | /* We don't support 2nd, 3rd, ... units, SPROM has to be adjusted */ | |
1308 | if (core->core_unit > 1) { | |
1309 | pr_err("Unsupported core_unit %d\n", core->core_unit); | |
1310 | return -ENOTSUPP; | |
1311 | } | |
1312 | ||
1313 | /* Allocation and references */ | |
1314 | net_dev = alloc_etherdev(sizeof(*bgmac)); | |
1315 | if (!net_dev) | |
1316 | return -ENOMEM; | |
1317 | net_dev->netdev_ops = &bgmac_netdev_ops; | |
1318 | net_dev->irq = core->irq; | |
1319 | SET_ETHTOOL_OPS(net_dev, &bgmac_ethtool_ops); | |
1320 | bgmac = netdev_priv(net_dev); | |
1321 | bgmac->net_dev = net_dev; | |
1322 | bgmac->core = core; | |
1323 | bcma_set_drvdata(core, bgmac); | |
1324 | ||
1325 | /* Defaults */ | |
1326 | bgmac->autoneg = true; | |
1327 | bgmac->full_duplex = true; | |
1328 | bgmac->speed = BGMAC_SPEED_10 | BGMAC_SPEED_100 | BGMAC_SPEED_1000; | |
1329 | memcpy(bgmac->net_dev->dev_addr, mac, ETH_ALEN); | |
1330 | ||
1331 | /* On BCM4706 we need common core to access PHY */ | |
1332 | if (core->id.id == BCMA_CORE_4706_MAC_GBIT && | |
1333 | !core->bus->drv_gmac_cmn.core) { | |
1334 | bgmac_err(bgmac, "GMAC CMN core not found (required for BCM4706)\n"); | |
1335 | err = -ENODEV; | |
1336 | goto err_netdev_free; | |
1337 | } | |
1338 | bgmac->cmn = core->bus->drv_gmac_cmn.core; | |
1339 | ||
1340 | bgmac->phyaddr = core->core_unit ? sprom->et1phyaddr : | |
1341 | sprom->et0phyaddr; | |
1342 | bgmac->phyaddr &= BGMAC_PHY_MASK; | |
1343 | if (bgmac->phyaddr == BGMAC_PHY_MASK) { | |
1344 | bgmac_err(bgmac, "No PHY found\n"); | |
1345 | err = -ENODEV; | |
1346 | goto err_netdev_free; | |
1347 | } | |
1348 | bgmac_info(bgmac, "Found PHY addr: %d%s\n", bgmac->phyaddr, | |
1349 | bgmac->phyaddr == BGMAC_PHY_NOREGS ? " (NOREGS)" : ""); | |
1350 | ||
1351 | if (core->bus->hosttype == BCMA_HOSTTYPE_PCI) { | |
1352 | bgmac_err(bgmac, "PCI setup not implemented\n"); | |
1353 | err = -ENOTSUPP; | |
1354 | goto err_netdev_free; | |
1355 | } | |
1356 | ||
1357 | bgmac_chip_reset(bgmac); | |
1358 | ||
1359 | err = bgmac_dma_alloc(bgmac); | |
1360 | if (err) { | |
1361 | bgmac_err(bgmac, "Unable to alloc memory for DMA\n"); | |
1362 | goto err_netdev_free; | |
1363 | } | |
1364 | ||
1365 | bgmac->int_mask = BGMAC_IS_ERRMASK | BGMAC_IS_RX | BGMAC_IS_TX_MASK; | |
1366 | if (nvram_getenv("et0_no_txint", NULL, 0) == 0) | |
1367 | bgmac->int_mask &= ~BGMAC_IS_TX_MASK; | |
1368 | ||
1369 | /* TODO: reset the external phy. Specs are needed */ | |
1370 | bgmac_phy_reset(bgmac); | |
1371 | ||
1372 | bgmac->has_robosw = !!(core->bus->sprom.boardflags_lo & | |
1373 | BGMAC_BFL_ENETROBO); | |
1374 | if (bgmac->has_robosw) | |
1375 | bgmac_warn(bgmac, "Support for Roboswitch not implemented\n"); | |
1376 | ||
1377 | if (core->bus->sprom.boardflags_lo & BGMAC_BFL_ENETADM) | |
1378 | bgmac_warn(bgmac, "Support for ADMtek ethernet switch not implemented\n"); | |
1379 | ||
1380 | err = register_netdev(bgmac->net_dev); | |
1381 | if (err) { | |
1382 | bgmac_err(bgmac, "Cannot register net device\n"); | |
1383 | err = -ENOTSUPP; | |
1384 | goto err_dma_free; | |
1385 | } | |
1386 | ||
1387 | netif_carrier_off(net_dev); | |
1388 | ||
1389 | netif_napi_add(net_dev, &bgmac->napi, bgmac_poll, BGMAC_WEIGHT); | |
1390 | ||
1391 | return 0; | |
1392 | ||
1393 | err_dma_free: | |
1394 | bgmac_dma_free(bgmac); | |
1395 | ||
1396 | err_netdev_free: | |
1397 | bcma_set_drvdata(core, NULL); | |
1398 | free_netdev(net_dev); | |
1399 | ||
1400 | return err; | |
1401 | } | |
1402 | ||
1403 | static void bgmac_remove(struct bcma_device *core) | |
1404 | { | |
1405 | struct bgmac *bgmac = bcma_get_drvdata(core); | |
1406 | ||
1407 | netif_napi_del(&bgmac->napi); | |
1408 | unregister_netdev(bgmac->net_dev); | |
1409 | bgmac_dma_free(bgmac); | |
1410 | bcma_set_drvdata(core, NULL); | |
1411 | free_netdev(bgmac->net_dev); | |
1412 | } | |
1413 | ||
1414 | static struct bcma_driver bgmac_bcma_driver = { | |
1415 | .name = KBUILD_MODNAME, | |
1416 | .id_table = bgmac_bcma_tbl, | |
1417 | .probe = bgmac_probe, | |
1418 | .remove = bgmac_remove, | |
1419 | }; | |
1420 | ||
1421 | static int __init bgmac_init(void) | |
1422 | { | |
1423 | int err; | |
1424 | ||
1425 | err = bcma_driver_register(&bgmac_bcma_driver); | |
1426 | if (err) | |
1427 | return err; | |
1428 | pr_info("Broadcom 47xx GBit MAC driver loaded\n"); | |
1429 | ||
1430 | return 0; | |
1431 | } | |
1432 | ||
1433 | static void __exit bgmac_exit(void) | |
1434 | { | |
1435 | bcma_driver_unregister(&bgmac_bcma_driver); | |
1436 | } | |
1437 | ||
1438 | module_init(bgmac_init) | |
1439 | module_exit(bgmac_exit) | |
1440 | ||
1441 | MODULE_AUTHOR("Rafał Miłecki"); | |
1442 | MODULE_LICENSE("GPL"); |