Commit | Line | Data |
---|---|---|
fdc50a94 YG |
1 | /* |
2 | * MMCIF eMMC driver. | |
3 | * | |
4 | * Copyright (C) 2010 Renesas Solutions Corp. | |
5 | * Yusuke Goda <yusuke.goda.sx@renesas.com> | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License as published by | |
9 | * the Free Software Foundation; either version 2 of the License. | |
10 | * | |
11 | * | |
12 | * TODO | |
13 | * 1. DMA | |
14 | * 2. Power management | |
15 | * 3. Handle MMC errors better | |
16 | * | |
17 | */ | |
18 | ||
f985da17 GL |
19 | /* |
20 | * The MMCIF driver is now processing MMC requests asynchronously, according | |
21 | * to the Linux MMC API requirement. | |
22 | * | |
23 | * The MMCIF driver processes MMC requests in up to 3 stages: command, optional | |
24 | * data, and optional stop. To achieve asynchronous processing each of these | |
25 | * stages is split into two halves: a top and a bottom half. The top half | |
26 | * initialises the hardware, installs a timeout handler to handle completion | |
27 | * timeouts, and returns. In case of the command stage this immediately returns | |
28 | * control to the caller, leaving all further processing to run asynchronously. | |
29 | * All further request processing is performed by the bottom halves. | |
30 | * | |
31 | * The bottom half further consists of a "hard" IRQ handler, an IRQ handler | |
32 | * thread, a DMA completion callback, if DMA is used, a timeout work, and | |
33 | * request- and stage-specific handler methods. | |
34 | * | |
35 | * Each bottom half run begins with either a hardware interrupt, a DMA callback | |
36 | * invocation, or a timeout work run. In case of an error or a successful | |
37 | * processing completion, the MMC core is informed and the request processing is | |
38 | * finished. In case processing has to continue, i.e., if data has to be read | |
39 | * from or written to the card, or if a stop command has to be sent, the next | |
40 | * top half is called, which performs the necessary hardware handling and | |
41 | * reschedules the timeout work. This returns the driver state machine into the | |
42 | * bottom half waiting state. | |
43 | */ | |
44 | ||
86df1745 | 45 | #include <linux/bitops.h> |
aa0787a9 GL |
46 | #include <linux/clk.h> |
47 | #include <linux/completion.h> | |
e47bf32a | 48 | #include <linux/delay.h> |
fdc50a94 | 49 | #include <linux/dma-mapping.h> |
a782d688 | 50 | #include <linux/dmaengine.h> |
fdc50a94 YG |
51 | #include <linux/mmc/card.h> |
52 | #include <linux/mmc/core.h> | |
e47bf32a | 53 | #include <linux/mmc/host.h> |
fdc50a94 YG |
54 | #include <linux/mmc/mmc.h> |
55 | #include <linux/mmc/sdio.h> | |
fdc50a94 | 56 | #include <linux/mmc/sh_mmcif.h> |
e480606a | 57 | #include <linux/mmc/slot-gpio.h> |
bf68a812 | 58 | #include <linux/mod_devicetable.h> |
8047310e | 59 | #include <linux/mutex.h> |
a782d688 | 60 | #include <linux/pagemap.h> |
e47bf32a | 61 | #include <linux/platform_device.h> |
efe6a8ad | 62 | #include <linux/pm_qos.h> |
faca6648 | 63 | #include <linux/pm_runtime.h> |
d00cadac | 64 | #include <linux/sh_dma.h> |
3b0beafc | 65 | #include <linux/spinlock.h> |
88b47679 | 66 | #include <linux/module.h> |
fdc50a94 YG |
67 | |
68 | #define DRIVER_NAME "sh_mmcif" | |
69 | #define DRIVER_VERSION "2010-04-28" | |
70 | ||
fdc50a94 YG |
71 | /* CE_CMD_SET */ |
72 | #define CMD_MASK 0x3f000000 | |
73 | #define CMD_SET_RTYP_NO ((0 << 23) | (0 << 22)) | |
74 | #define CMD_SET_RTYP_6B ((0 << 23) | (1 << 22)) /* R1/R1b/R3/R4/R5 */ | |
75 | #define CMD_SET_RTYP_17B ((1 << 23) | (0 << 22)) /* R2 */ | |
76 | #define CMD_SET_RBSY (1 << 21) /* R1b */ | |
77 | #define CMD_SET_CCSEN (1 << 20) | |
78 | #define CMD_SET_WDAT (1 << 19) /* 1: on data, 0: no data */ | |
79 | #define CMD_SET_DWEN (1 << 18) /* 1: write, 0: read */ | |
80 | #define CMD_SET_CMLTE (1 << 17) /* 1: multi block trans, 0: single */ | |
81 | #define CMD_SET_CMD12EN (1 << 16) /* 1: CMD12 auto issue */ | |
82 | #define CMD_SET_RIDXC_INDEX ((0 << 15) | (0 << 14)) /* index check */ | |
83 | #define CMD_SET_RIDXC_BITS ((0 << 15) | (1 << 14)) /* check bits check */ | |
84 | #define CMD_SET_RIDXC_NO ((1 << 15) | (0 << 14)) /* no check */ | |
85 | #define CMD_SET_CRC7C ((0 << 13) | (0 << 12)) /* CRC7 check*/ | |
86 | #define CMD_SET_CRC7C_BITS ((0 << 13) | (1 << 12)) /* check bits check*/ | |
87 | #define CMD_SET_CRC7C_INTERNAL ((1 << 13) | (0 << 12)) /* internal CRC7 check*/ | |
88 | #define CMD_SET_CRC16C (1 << 10) /* 0: CRC16 check*/ | |
89 | #define CMD_SET_CRCSTE (1 << 8) /* 1: not receive CRC status */ | |
90 | #define CMD_SET_TBIT (1 << 7) /* 1: tran mission bit "Low" */ | |
91 | #define CMD_SET_OPDM (1 << 6) /* 1: open/drain */ | |
92 | #define CMD_SET_CCSH (1 << 5) | |
555061f9 | 93 | #define CMD_SET_DARS (1 << 2) /* Dual Data Rate */ |
fdc50a94 YG |
94 | #define CMD_SET_DATW_1 ((0 << 1) | (0 << 0)) /* 1bit */ |
95 | #define CMD_SET_DATW_4 ((0 << 1) | (1 << 0)) /* 4bit */ | |
96 | #define CMD_SET_DATW_8 ((1 << 1) | (0 << 0)) /* 8bit */ | |
97 | ||
98 | /* CE_CMD_CTRL */ | |
99 | #define CMD_CTRL_BREAK (1 << 0) | |
100 | ||
101 | /* CE_BLOCK_SET */ | |
102 | #define BLOCK_SIZE_MASK 0x0000ffff | |
103 | ||
fdc50a94 YG |
104 | /* CE_INT */ |
105 | #define INT_CCSDE (1 << 29) | |
106 | #define INT_CMD12DRE (1 << 26) | |
107 | #define INT_CMD12RBE (1 << 25) | |
108 | #define INT_CMD12CRE (1 << 24) | |
109 | #define INT_DTRANE (1 << 23) | |
110 | #define INT_BUFRE (1 << 22) | |
111 | #define INT_BUFWEN (1 << 21) | |
112 | #define INT_BUFREN (1 << 20) | |
113 | #define INT_CCSRCV (1 << 19) | |
114 | #define INT_RBSYE (1 << 17) | |
115 | #define INT_CRSPE (1 << 16) | |
116 | #define INT_CMDVIO (1 << 15) | |
117 | #define INT_BUFVIO (1 << 14) | |
118 | #define INT_WDATERR (1 << 11) | |
119 | #define INT_RDATERR (1 << 10) | |
120 | #define INT_RIDXERR (1 << 9) | |
121 | #define INT_RSPERR (1 << 8) | |
122 | #define INT_CCSTO (1 << 5) | |
123 | #define INT_CRCSTO (1 << 4) | |
124 | #define INT_WDATTO (1 << 3) | |
125 | #define INT_RDATTO (1 << 2) | |
126 | #define INT_RBSYTO (1 << 1) | |
127 | #define INT_RSPTO (1 << 0) | |
128 | #define INT_ERR_STS (INT_CMDVIO | INT_BUFVIO | INT_WDATERR | \ | |
129 | INT_RDATERR | INT_RIDXERR | INT_RSPERR | \ | |
130 | INT_CCSTO | INT_CRCSTO | INT_WDATTO | \ | |
131 | INT_RDATTO | INT_RBSYTO | INT_RSPTO) | |
132 | ||
8af50750 GL |
133 | #define INT_ALL (INT_RBSYE | INT_CRSPE | INT_BUFREN | \ |
134 | INT_BUFWEN | INT_CMD12DRE | INT_BUFRE | \ | |
135 | INT_DTRANE | INT_CMD12RBE | INT_CMD12CRE) | |
136 | ||
967bcb77 GL |
137 | #define INT_CCS (INT_CCSTO | INT_CCSRCV | INT_CCSDE) |
138 | ||
fdc50a94 YG |
139 | /* CE_INT_MASK */ |
140 | #define MASK_ALL 0x00000000 | |
141 | #define MASK_MCCSDE (1 << 29) | |
142 | #define MASK_MCMD12DRE (1 << 26) | |
143 | #define MASK_MCMD12RBE (1 << 25) | |
144 | #define MASK_MCMD12CRE (1 << 24) | |
145 | #define MASK_MDTRANE (1 << 23) | |
146 | #define MASK_MBUFRE (1 << 22) | |
147 | #define MASK_MBUFWEN (1 << 21) | |
148 | #define MASK_MBUFREN (1 << 20) | |
149 | #define MASK_MCCSRCV (1 << 19) | |
150 | #define MASK_MRBSYE (1 << 17) | |
151 | #define MASK_MCRSPE (1 << 16) | |
152 | #define MASK_MCMDVIO (1 << 15) | |
153 | #define MASK_MBUFVIO (1 << 14) | |
154 | #define MASK_MWDATERR (1 << 11) | |
155 | #define MASK_MRDATERR (1 << 10) | |
156 | #define MASK_MRIDXERR (1 << 9) | |
157 | #define MASK_MRSPERR (1 << 8) | |
158 | #define MASK_MCCSTO (1 << 5) | |
159 | #define MASK_MCRCSTO (1 << 4) | |
160 | #define MASK_MWDATTO (1 << 3) | |
161 | #define MASK_MRDATTO (1 << 2) | |
162 | #define MASK_MRBSYTO (1 << 1) | |
163 | #define MASK_MRSPTO (1 << 0) | |
164 | ||
ee4b8887 GL |
165 | #define MASK_START_CMD (MASK_MCMDVIO | MASK_MBUFVIO | MASK_MWDATERR | \ |
166 | MASK_MRDATERR | MASK_MRIDXERR | MASK_MRSPERR | \ | |
967bcb77 | 167 | MASK_MCRCSTO | MASK_MWDATTO | \ |
ee4b8887 GL |
168 | MASK_MRDATTO | MASK_MRBSYTO | MASK_MRSPTO) |
169 | ||
8af50750 GL |
170 | #define MASK_CLEAN (INT_ERR_STS | MASK_MRBSYE | MASK_MCRSPE | \ |
171 | MASK_MBUFREN | MASK_MBUFWEN | \ | |
172 | MASK_MCMD12DRE | MASK_MBUFRE | MASK_MDTRANE | \ | |
173 | MASK_MCMD12RBE | MASK_MCMD12CRE) | |
174 | ||
fdc50a94 YG |
175 | /* CE_HOST_STS1 */ |
176 | #define STS1_CMDSEQ (1 << 31) | |
177 | ||
178 | /* CE_HOST_STS2 */ | |
179 | #define STS2_CRCSTE (1 << 31) | |
180 | #define STS2_CRC16E (1 << 30) | |
181 | #define STS2_AC12CRCE (1 << 29) | |
182 | #define STS2_RSPCRC7E (1 << 28) | |
183 | #define STS2_CRCSTEBE (1 << 27) | |
184 | #define STS2_RDATEBE (1 << 26) | |
185 | #define STS2_AC12REBE (1 << 25) | |
186 | #define STS2_RSPEBE (1 << 24) | |
187 | #define STS2_AC12IDXE (1 << 23) | |
188 | #define STS2_RSPIDXE (1 << 22) | |
189 | #define STS2_CCSTO (1 << 15) | |
190 | #define STS2_RDATTO (1 << 14) | |
191 | #define STS2_DATBSYTO (1 << 13) | |
192 | #define STS2_CRCSTTO (1 << 12) | |
193 | #define STS2_AC12BSYTO (1 << 11) | |
194 | #define STS2_RSPBSYTO (1 << 10) | |
195 | #define STS2_AC12RSPTO (1 << 9) | |
196 | #define STS2_RSPTO (1 << 8) | |
197 | #define STS2_CRC_ERR (STS2_CRCSTE | STS2_CRC16E | \ | |
198 | STS2_AC12CRCE | STS2_RSPCRC7E | STS2_CRCSTEBE) | |
199 | #define STS2_TIMEOUT_ERR (STS2_CCSTO | STS2_RDATTO | \ | |
200 | STS2_DATBSYTO | STS2_CRCSTTO | \ | |
201 | STS2_AC12BSYTO | STS2_RSPBSYTO | \ | |
202 | STS2_AC12RSPTO | STS2_RSPTO) | |
203 | ||
fdc50a94 YG |
204 | #define CLKDEV_EMMC_DATA 52000000 /* 52MHz */ |
205 | #define CLKDEV_MMC_DATA 20000000 /* 20MHz */ | |
206 | #define CLKDEV_INIT 400000 /* 400 KHz */ | |
207 | ||
3b0beafc GL |
208 | enum mmcif_state { |
209 | STATE_IDLE, | |
210 | STATE_REQUEST, | |
211 | STATE_IOS, | |
8047310e | 212 | STATE_TIMEOUT, |
3b0beafc GL |
213 | }; |
214 | ||
f985da17 GL |
215 | enum mmcif_wait_for { |
216 | MMCIF_WAIT_FOR_REQUEST, | |
217 | MMCIF_WAIT_FOR_CMD, | |
218 | MMCIF_WAIT_FOR_MREAD, | |
219 | MMCIF_WAIT_FOR_MWRITE, | |
220 | MMCIF_WAIT_FOR_READ, | |
221 | MMCIF_WAIT_FOR_WRITE, | |
222 | MMCIF_WAIT_FOR_READ_END, | |
223 | MMCIF_WAIT_FOR_WRITE_END, | |
224 | MMCIF_WAIT_FOR_STOP, | |
225 | }; | |
226 | ||
fdc50a94 YG |
227 | struct sh_mmcif_host { |
228 | struct mmc_host *mmc; | |
f985da17 | 229 | struct mmc_request *mrq; |
fdc50a94 YG |
230 | struct platform_device *pd; |
231 | struct clk *hclk; | |
232 | unsigned int clk; | |
233 | int bus_width; | |
555061f9 | 234 | unsigned char timing; |
aa0787a9 | 235 | bool sd_error; |
f985da17 | 236 | bool dying; |
fdc50a94 YG |
237 | long timeout; |
238 | void __iomem *addr; | |
f985da17 | 239 | u32 *pio_ptr; |
ee4b8887 | 240 | spinlock_t lock; /* protect sh_mmcif_host::state */ |
3b0beafc | 241 | enum mmcif_state state; |
f985da17 GL |
242 | enum mmcif_wait_for wait_for; |
243 | struct delayed_work timeout_work; | |
244 | size_t blocksize; | |
245 | int sg_idx; | |
246 | int sg_blkidx; | |
faca6648 | 247 | bool power; |
c9b0cef2 | 248 | bool card_present; |
967bcb77 | 249 | bool ccs_enable; /* Command Completion Signal support */ |
6d6fd367 | 250 | bool clk_ctrl2_enable; |
8047310e | 251 | struct mutex thread_lock; |
fdc50a94 | 252 | |
a782d688 GL |
253 | /* DMA support */ |
254 | struct dma_chan *chan_rx; | |
255 | struct dma_chan *chan_tx; | |
256 | struct completion dma_complete; | |
f38f94c6 | 257 | bool dma_active; |
a782d688 | 258 | }; |
fdc50a94 YG |
259 | |
260 | static inline void sh_mmcif_bitset(struct sh_mmcif_host *host, | |
261 | unsigned int reg, u32 val) | |
262 | { | |
487d9fc5 | 263 | writel(val | readl(host->addr + reg), host->addr + reg); |
fdc50a94 YG |
264 | } |
265 | ||
266 | static inline void sh_mmcif_bitclr(struct sh_mmcif_host *host, | |
267 | unsigned int reg, u32 val) | |
268 | { | |
487d9fc5 | 269 | writel(~val & readl(host->addr + reg), host->addr + reg); |
fdc50a94 YG |
270 | } |
271 | ||
a782d688 GL |
272 | static void mmcif_dma_complete(void *arg) |
273 | { | |
274 | struct sh_mmcif_host *host = arg; | |
8047310e | 275 | struct mmc_request *mrq = host->mrq; |
69983404 | 276 | |
a782d688 GL |
277 | dev_dbg(&host->pd->dev, "Command completed\n"); |
278 | ||
8047310e | 279 | if (WARN(!mrq || !mrq->data, "%s: NULL data in DMA completion!\n", |
a782d688 GL |
280 | dev_name(&host->pd->dev))) |
281 | return; | |
282 | ||
a782d688 GL |
283 | complete(&host->dma_complete); |
284 | } | |
285 | ||
286 | static void sh_mmcif_start_dma_rx(struct sh_mmcif_host *host) | |
287 | { | |
69983404 GL |
288 | struct mmc_data *data = host->mrq->data; |
289 | struct scatterlist *sg = data->sg; | |
a782d688 GL |
290 | struct dma_async_tx_descriptor *desc = NULL; |
291 | struct dma_chan *chan = host->chan_rx; | |
292 | dma_cookie_t cookie = -EINVAL; | |
293 | int ret; | |
294 | ||
69983404 | 295 | ret = dma_map_sg(chan->device->dev, sg, data->sg_len, |
1ed828db | 296 | DMA_FROM_DEVICE); |
a782d688 | 297 | if (ret > 0) { |
f38f94c6 | 298 | host->dma_active = true; |
16052827 | 299 | desc = dmaengine_prep_slave_sg(chan, sg, ret, |
05f5799c | 300 | DMA_DEV_TO_MEM, DMA_PREP_INTERRUPT | DMA_CTRL_ACK); |
a782d688 GL |
301 | } |
302 | ||
303 | if (desc) { | |
304 | desc->callback = mmcif_dma_complete; | |
305 | desc->callback_param = host; | |
a5ece7d2 LW |
306 | cookie = dmaengine_submit(desc); |
307 | sh_mmcif_bitset(host, MMCIF_CE_BUF_ACC, BUF_ACC_DMAREN); | |
308 | dma_async_issue_pending(chan); | |
a782d688 GL |
309 | } |
310 | dev_dbg(&host->pd->dev, "%s(): mapped %d -> %d, cookie %d\n", | |
69983404 | 311 | __func__, data->sg_len, ret, cookie); |
a782d688 GL |
312 | |
313 | if (!desc) { | |
314 | /* DMA failed, fall back to PIO */ | |
315 | if (ret >= 0) | |
316 | ret = -EIO; | |
317 | host->chan_rx = NULL; | |
f38f94c6 | 318 | host->dma_active = false; |
a782d688 GL |
319 | dma_release_channel(chan); |
320 | /* Free the Tx channel too */ | |
321 | chan = host->chan_tx; | |
322 | if (chan) { | |
323 | host->chan_tx = NULL; | |
324 | dma_release_channel(chan); | |
325 | } | |
326 | dev_warn(&host->pd->dev, | |
327 | "DMA failed: %d, falling back to PIO\n", ret); | |
328 | sh_mmcif_bitclr(host, MMCIF_CE_BUF_ACC, BUF_ACC_DMAREN | BUF_ACC_DMAWEN); | |
329 | } | |
330 | ||
331 | dev_dbg(&host->pd->dev, "%s(): desc %p, cookie %d, sg[%d]\n", __func__, | |
69983404 | 332 | desc, cookie, data->sg_len); |
a782d688 GL |
333 | } |
334 | ||
335 | static void sh_mmcif_start_dma_tx(struct sh_mmcif_host *host) | |
336 | { | |
69983404 GL |
337 | struct mmc_data *data = host->mrq->data; |
338 | struct scatterlist *sg = data->sg; | |
a782d688 GL |
339 | struct dma_async_tx_descriptor *desc = NULL; |
340 | struct dma_chan *chan = host->chan_tx; | |
341 | dma_cookie_t cookie = -EINVAL; | |
342 | int ret; | |
343 | ||
69983404 | 344 | ret = dma_map_sg(chan->device->dev, sg, data->sg_len, |
1ed828db | 345 | DMA_TO_DEVICE); |
a782d688 | 346 | if (ret > 0) { |
f38f94c6 | 347 | host->dma_active = true; |
16052827 | 348 | desc = dmaengine_prep_slave_sg(chan, sg, ret, |
05f5799c | 349 | DMA_MEM_TO_DEV, DMA_PREP_INTERRUPT | DMA_CTRL_ACK); |
a782d688 GL |
350 | } |
351 | ||
352 | if (desc) { | |
353 | desc->callback = mmcif_dma_complete; | |
354 | desc->callback_param = host; | |
a5ece7d2 LW |
355 | cookie = dmaengine_submit(desc); |
356 | sh_mmcif_bitset(host, MMCIF_CE_BUF_ACC, BUF_ACC_DMAWEN); | |
357 | dma_async_issue_pending(chan); | |
a782d688 GL |
358 | } |
359 | dev_dbg(&host->pd->dev, "%s(): mapped %d -> %d, cookie %d\n", | |
69983404 | 360 | __func__, data->sg_len, ret, cookie); |
a782d688 GL |
361 | |
362 | if (!desc) { | |
363 | /* DMA failed, fall back to PIO */ | |
364 | if (ret >= 0) | |
365 | ret = -EIO; | |
366 | host->chan_tx = NULL; | |
f38f94c6 | 367 | host->dma_active = false; |
a782d688 GL |
368 | dma_release_channel(chan); |
369 | /* Free the Rx channel too */ | |
370 | chan = host->chan_rx; | |
371 | if (chan) { | |
372 | host->chan_rx = NULL; | |
373 | dma_release_channel(chan); | |
374 | } | |
375 | dev_warn(&host->pd->dev, | |
376 | "DMA failed: %d, falling back to PIO\n", ret); | |
377 | sh_mmcif_bitclr(host, MMCIF_CE_BUF_ACC, BUF_ACC_DMAREN | BUF_ACC_DMAWEN); | |
378 | } | |
379 | ||
380 | dev_dbg(&host->pd->dev, "%s(): desc %p, cookie %d\n", __func__, | |
381 | desc, cookie); | |
382 | } | |
383 | ||
e5a233cb LP |
384 | static struct dma_chan * |
385 | sh_mmcif_request_dma_one(struct sh_mmcif_host *host, | |
386 | struct sh_mmcif_plat_data *pdata, | |
387 | enum dma_transfer_direction direction) | |
a782d688 | 388 | { |
0e79f9ae | 389 | struct dma_slave_config cfg; |
e5a233cb LP |
390 | struct dma_chan *chan; |
391 | unsigned int slave_id; | |
392 | struct resource *res; | |
0e79f9ae GL |
393 | dma_cap_mask_t mask; |
394 | int ret; | |
a782d688 | 395 | |
e5a233cb LP |
396 | dma_cap_zero(mask); |
397 | dma_cap_set(DMA_SLAVE, mask); | |
398 | ||
399 | if (pdata) | |
400 | slave_id = direction == DMA_MEM_TO_DEV | |
401 | ? pdata->slave_id_tx : pdata->slave_id_rx; | |
402 | else | |
403 | slave_id = 0; | |
404 | ||
405 | chan = dma_request_slave_channel_compat(mask, shdma_chan_filter, | |
538f4696 | 406 | (void *)(unsigned long)slave_id, &host->pd->dev, |
e5a233cb LP |
407 | direction == DMA_MEM_TO_DEV ? "tx" : "rx"); |
408 | ||
409 | dev_dbg(&host->pd->dev, "%s: %s: got channel %p\n", __func__, | |
410 | direction == DMA_MEM_TO_DEV ? "TX" : "RX", chan); | |
411 | ||
412 | if (!chan) | |
413 | return NULL; | |
414 | ||
415 | res = platform_get_resource(host->pd, IORESOURCE_MEM, 0); | |
416 | ||
417 | /* In the OF case the driver will get the slave ID from the DT */ | |
418 | cfg.slave_id = slave_id; | |
419 | cfg.direction = direction; | |
420 | cfg.dst_addr = res->start + MMCIF_CE_DATA; | |
421 | cfg.src_addr = 0; | |
422 | ret = dmaengine_slave_config(chan, &cfg); | |
423 | if (ret < 0) { | |
424 | dma_release_channel(chan); | |
425 | return NULL; | |
426 | } | |
427 | ||
428 | return chan; | |
429 | } | |
430 | ||
431 | static void sh_mmcif_request_dma(struct sh_mmcif_host *host, | |
432 | struct sh_mmcif_plat_data *pdata) | |
433 | { | |
f38f94c6 | 434 | host->dma_active = false; |
a782d688 | 435 | |
acd6d772 GL |
436 | if (pdata) { |
437 | if (pdata->slave_id_tx <= 0 || pdata->slave_id_rx <= 0) | |
438 | return; | |
439 | } else if (!host->pd->dev.of_node) { | |
0e79f9ae | 440 | return; |
acd6d772 | 441 | } |
a782d688 | 442 | |
0e79f9ae | 443 | /* We can only either use DMA for both Tx and Rx or not use it at all */ |
e5a233cb | 444 | host->chan_tx = sh_mmcif_request_dma_one(host, pdata, DMA_MEM_TO_DEV); |
0e79f9ae GL |
445 | if (!host->chan_tx) |
446 | return; | |
a782d688 | 447 | |
e5a233cb LP |
448 | host->chan_rx = sh_mmcif_request_dma_one(host, pdata, DMA_DEV_TO_MEM); |
449 | if (!host->chan_rx) { | |
450 | dma_release_channel(host->chan_tx); | |
451 | host->chan_tx = NULL; | |
452 | } | |
a782d688 GL |
453 | } |
454 | ||
455 | static void sh_mmcif_release_dma(struct sh_mmcif_host *host) | |
456 | { | |
457 | sh_mmcif_bitclr(host, MMCIF_CE_BUF_ACC, BUF_ACC_DMAREN | BUF_ACC_DMAWEN); | |
458 | /* Descriptors are freed automatically */ | |
459 | if (host->chan_tx) { | |
460 | struct dma_chan *chan = host->chan_tx; | |
461 | host->chan_tx = NULL; | |
462 | dma_release_channel(chan); | |
463 | } | |
464 | if (host->chan_rx) { | |
465 | struct dma_chan *chan = host->chan_rx; | |
466 | host->chan_rx = NULL; | |
467 | dma_release_channel(chan); | |
468 | } | |
469 | ||
f38f94c6 | 470 | host->dma_active = false; |
a782d688 | 471 | } |
fdc50a94 YG |
472 | |
473 | static void sh_mmcif_clock_control(struct sh_mmcif_host *host, unsigned int clk) | |
474 | { | |
475 | struct sh_mmcif_plat_data *p = host->pd->dev.platform_data; | |
bf68a812 | 476 | bool sup_pclk = p ? p->sup_pclk : false; |
fdc50a94 YG |
477 | |
478 | sh_mmcif_bitclr(host, MMCIF_CE_CLK_CTRL, CLK_ENABLE); | |
479 | sh_mmcif_bitclr(host, MMCIF_CE_CLK_CTRL, CLK_CLEAR); | |
480 | ||
481 | if (!clk) | |
482 | return; | |
bf68a812 | 483 | if (sup_pclk && clk == host->clk) |
fdc50a94 YG |
484 | sh_mmcif_bitset(host, MMCIF_CE_CLK_CTRL, CLK_SUP_PCLK); |
485 | else | |
486 | sh_mmcif_bitset(host, MMCIF_CE_CLK_CTRL, CLK_CLEAR & | |
f9388257 SH |
487 | ((fls(DIV_ROUND_UP(host->clk, |
488 | clk) - 1) - 1) << 16)); | |
fdc50a94 YG |
489 | |
490 | sh_mmcif_bitset(host, MMCIF_CE_CLK_CTRL, CLK_ENABLE); | |
491 | } | |
492 | ||
493 | static void sh_mmcif_sync_reset(struct sh_mmcif_host *host) | |
494 | { | |
495 | u32 tmp; | |
496 | ||
487d9fc5 | 497 | tmp = 0x010f0000 & sh_mmcif_readl(host->addr, MMCIF_CE_CLK_CTRL); |
fdc50a94 | 498 | |
487d9fc5 MD |
499 | sh_mmcif_writel(host->addr, MMCIF_CE_VERSION, SOFT_RST_ON); |
500 | sh_mmcif_writel(host->addr, MMCIF_CE_VERSION, SOFT_RST_OFF); | |
967bcb77 GL |
501 | if (host->ccs_enable) |
502 | tmp |= SCCSTO_29; | |
6d6fd367 GL |
503 | if (host->clk_ctrl2_enable) |
504 | sh_mmcif_writel(host->addr, MMCIF_CE_CLK_CTRL2, 0x0F0F0000); | |
fdc50a94 | 505 | sh_mmcif_bitset(host, MMCIF_CE_CLK_CTRL, tmp | |
967bcb77 | 506 | SRSPTO_256 | SRBSYTO_29 | SRWDTO_29); |
fdc50a94 YG |
507 | /* byte swap on */ |
508 | sh_mmcif_bitset(host, MMCIF_CE_BUF_ACC, BUF_ACC_ATYP); | |
509 | } | |
510 | ||
511 | static int sh_mmcif_error_manage(struct sh_mmcif_host *host) | |
512 | { | |
513 | u32 state1, state2; | |
ee4b8887 | 514 | int ret, timeout; |
fdc50a94 | 515 | |
aa0787a9 | 516 | host->sd_error = false; |
fdc50a94 | 517 | |
487d9fc5 MD |
518 | state1 = sh_mmcif_readl(host->addr, MMCIF_CE_HOST_STS1); |
519 | state2 = sh_mmcif_readl(host->addr, MMCIF_CE_HOST_STS2); | |
e47bf32a GL |
520 | dev_dbg(&host->pd->dev, "ERR HOST_STS1 = %08x\n", state1); |
521 | dev_dbg(&host->pd->dev, "ERR HOST_STS2 = %08x\n", state2); | |
fdc50a94 YG |
522 | |
523 | if (state1 & STS1_CMDSEQ) { | |
524 | sh_mmcif_bitset(host, MMCIF_CE_CMD_CTRL, CMD_CTRL_BREAK); | |
525 | sh_mmcif_bitset(host, MMCIF_CE_CMD_CTRL, ~CMD_CTRL_BREAK); | |
ee4b8887 | 526 | for (timeout = 10000000; timeout; timeout--) { |
487d9fc5 | 527 | if (!(sh_mmcif_readl(host->addr, MMCIF_CE_HOST_STS1) |
ee4b8887 | 528 | & STS1_CMDSEQ)) |
fdc50a94 YG |
529 | break; |
530 | mdelay(1); | |
531 | } | |
ee4b8887 GL |
532 | if (!timeout) { |
533 | dev_err(&host->pd->dev, | |
534 | "Forced end of command sequence timeout err\n"); | |
535 | return -EIO; | |
536 | } | |
fdc50a94 | 537 | sh_mmcif_sync_reset(host); |
e47bf32a | 538 | dev_dbg(&host->pd->dev, "Forced end of command sequence\n"); |
fdc50a94 YG |
539 | return -EIO; |
540 | } | |
541 | ||
542 | if (state2 & STS2_CRC_ERR) { | |
e475b270 TK |
543 | dev_err(&host->pd->dev, " CRC error: state %u, wait %u\n", |
544 | host->state, host->wait_for); | |
fdc50a94 YG |
545 | ret = -EIO; |
546 | } else if (state2 & STS2_TIMEOUT_ERR) { | |
e475b270 TK |
547 | dev_err(&host->pd->dev, " Timeout: state %u, wait %u\n", |
548 | host->state, host->wait_for); | |
fdc50a94 YG |
549 | ret = -ETIMEDOUT; |
550 | } else { | |
e475b270 TK |
551 | dev_dbg(&host->pd->dev, " End/Index error: state %u, wait %u\n", |
552 | host->state, host->wait_for); | |
fdc50a94 YG |
553 | ret = -EIO; |
554 | } | |
555 | return ret; | |
556 | } | |
557 | ||
f985da17 | 558 | static bool sh_mmcif_next_block(struct sh_mmcif_host *host, u32 *p) |
fdc50a94 | 559 | { |
f985da17 GL |
560 | struct mmc_data *data = host->mrq->data; |
561 | ||
562 | host->sg_blkidx += host->blocksize; | |
563 | ||
564 | /* data->sg->length must be a multiple of host->blocksize? */ | |
565 | BUG_ON(host->sg_blkidx > data->sg->length); | |
566 | ||
567 | if (host->sg_blkidx == data->sg->length) { | |
568 | host->sg_blkidx = 0; | |
569 | if (++host->sg_idx < data->sg_len) | |
570 | host->pio_ptr = sg_virt(++data->sg); | |
571 | } else { | |
572 | host->pio_ptr = p; | |
573 | } | |
574 | ||
99eb9d8d | 575 | return host->sg_idx != data->sg_len; |
f985da17 GL |
576 | } |
577 | ||
578 | static void sh_mmcif_single_read(struct sh_mmcif_host *host, | |
579 | struct mmc_request *mrq) | |
580 | { | |
581 | host->blocksize = (sh_mmcif_readl(host->addr, MMCIF_CE_BLOCK_SET) & | |
582 | BLOCK_SIZE_MASK) + 3; | |
583 | ||
584 | host->wait_for = MMCIF_WAIT_FOR_READ; | |
fdc50a94 | 585 | |
fdc50a94 YG |
586 | /* buf read enable */ |
587 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFREN); | |
f985da17 GL |
588 | } |
589 | ||
590 | static bool sh_mmcif_read_block(struct sh_mmcif_host *host) | |
591 | { | |
592 | struct mmc_data *data = host->mrq->data; | |
593 | u32 *p = sg_virt(data->sg); | |
594 | int i; | |
595 | ||
596 | if (host->sd_error) { | |
597 | data->error = sh_mmcif_error_manage(host); | |
e475b270 | 598 | dev_dbg(&host->pd->dev, "%s(): %d\n", __func__, data->error); |
f985da17 GL |
599 | return false; |
600 | } | |
601 | ||
602 | for (i = 0; i < host->blocksize / 4; i++) | |
487d9fc5 | 603 | *p++ = sh_mmcif_readl(host->addr, MMCIF_CE_DATA); |
fdc50a94 YG |
604 | |
605 | /* buffer read end */ | |
606 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFRE); | |
f985da17 | 607 | host->wait_for = MMCIF_WAIT_FOR_READ_END; |
fdc50a94 | 608 | |
f985da17 | 609 | return true; |
fdc50a94 YG |
610 | } |
611 | ||
f985da17 GL |
612 | static void sh_mmcif_multi_read(struct sh_mmcif_host *host, |
613 | struct mmc_request *mrq) | |
fdc50a94 YG |
614 | { |
615 | struct mmc_data *data = mrq->data; | |
f985da17 GL |
616 | |
617 | if (!data->sg_len || !data->sg->length) | |
618 | return; | |
619 | ||
620 | host->blocksize = sh_mmcif_readl(host->addr, MMCIF_CE_BLOCK_SET) & | |
621 | BLOCK_SIZE_MASK; | |
622 | ||
623 | host->wait_for = MMCIF_WAIT_FOR_MREAD; | |
624 | host->sg_idx = 0; | |
625 | host->sg_blkidx = 0; | |
626 | host->pio_ptr = sg_virt(data->sg); | |
5df460b1 | 627 | |
f985da17 GL |
628 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFREN); |
629 | } | |
630 | ||
631 | static bool sh_mmcif_mread_block(struct sh_mmcif_host *host) | |
632 | { | |
633 | struct mmc_data *data = host->mrq->data; | |
634 | u32 *p = host->pio_ptr; | |
635 | int i; | |
636 | ||
637 | if (host->sd_error) { | |
638 | data->error = sh_mmcif_error_manage(host); | |
e475b270 | 639 | dev_dbg(&host->pd->dev, "%s(): %d\n", __func__, data->error); |
f985da17 | 640 | return false; |
fdc50a94 | 641 | } |
f985da17 GL |
642 | |
643 | BUG_ON(!data->sg->length); | |
644 | ||
645 | for (i = 0; i < host->blocksize / 4; i++) | |
646 | *p++ = sh_mmcif_readl(host->addr, MMCIF_CE_DATA); | |
647 | ||
648 | if (!sh_mmcif_next_block(host, p)) | |
649 | return false; | |
650 | ||
f985da17 GL |
651 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFREN); |
652 | ||
653 | return true; | |
fdc50a94 YG |
654 | } |
655 | ||
f985da17 | 656 | static void sh_mmcif_single_write(struct sh_mmcif_host *host, |
fdc50a94 YG |
657 | struct mmc_request *mrq) |
658 | { | |
f985da17 GL |
659 | host->blocksize = (sh_mmcif_readl(host->addr, MMCIF_CE_BLOCK_SET) & |
660 | BLOCK_SIZE_MASK) + 3; | |
fdc50a94 | 661 | |
f985da17 | 662 | host->wait_for = MMCIF_WAIT_FOR_WRITE; |
fdc50a94 YG |
663 | |
664 | /* buf write enable */ | |
f985da17 GL |
665 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFWEN); |
666 | } | |
667 | ||
668 | static bool sh_mmcif_write_block(struct sh_mmcif_host *host) | |
669 | { | |
670 | struct mmc_data *data = host->mrq->data; | |
671 | u32 *p = sg_virt(data->sg); | |
672 | int i; | |
673 | ||
674 | if (host->sd_error) { | |
675 | data->error = sh_mmcif_error_manage(host); | |
e475b270 | 676 | dev_dbg(&host->pd->dev, "%s(): %d\n", __func__, data->error); |
f985da17 GL |
677 | return false; |
678 | } | |
679 | ||
680 | for (i = 0; i < host->blocksize / 4; i++) | |
487d9fc5 | 681 | sh_mmcif_writel(host->addr, MMCIF_CE_DATA, *p++); |
fdc50a94 YG |
682 | |
683 | /* buffer write end */ | |
684 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MDTRANE); | |
f985da17 | 685 | host->wait_for = MMCIF_WAIT_FOR_WRITE_END; |
fdc50a94 | 686 | |
f985da17 | 687 | return true; |
fdc50a94 YG |
688 | } |
689 | ||
f985da17 GL |
690 | static void sh_mmcif_multi_write(struct sh_mmcif_host *host, |
691 | struct mmc_request *mrq) | |
fdc50a94 YG |
692 | { |
693 | struct mmc_data *data = mrq->data; | |
fdc50a94 | 694 | |
f985da17 GL |
695 | if (!data->sg_len || !data->sg->length) |
696 | return; | |
fdc50a94 | 697 | |
f985da17 GL |
698 | host->blocksize = sh_mmcif_readl(host->addr, MMCIF_CE_BLOCK_SET) & |
699 | BLOCK_SIZE_MASK; | |
fdc50a94 | 700 | |
f985da17 GL |
701 | host->wait_for = MMCIF_WAIT_FOR_MWRITE; |
702 | host->sg_idx = 0; | |
703 | host->sg_blkidx = 0; | |
704 | host->pio_ptr = sg_virt(data->sg); | |
5df460b1 | 705 | |
f985da17 GL |
706 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFWEN); |
707 | } | |
fdc50a94 | 708 | |
f985da17 GL |
709 | static bool sh_mmcif_mwrite_block(struct sh_mmcif_host *host) |
710 | { | |
711 | struct mmc_data *data = host->mrq->data; | |
712 | u32 *p = host->pio_ptr; | |
713 | int i; | |
714 | ||
715 | if (host->sd_error) { | |
716 | data->error = sh_mmcif_error_manage(host); | |
e475b270 | 717 | dev_dbg(&host->pd->dev, "%s(): %d\n", __func__, data->error); |
f985da17 | 718 | return false; |
fdc50a94 | 719 | } |
f985da17 GL |
720 | |
721 | BUG_ON(!data->sg->length); | |
722 | ||
723 | for (i = 0; i < host->blocksize / 4; i++) | |
724 | sh_mmcif_writel(host->addr, MMCIF_CE_DATA, *p++); | |
725 | ||
726 | if (!sh_mmcif_next_block(host, p)) | |
727 | return false; | |
728 | ||
f985da17 GL |
729 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MBUFWEN); |
730 | ||
731 | return true; | |
fdc50a94 YG |
732 | } |
733 | ||
734 | static void sh_mmcif_get_response(struct sh_mmcif_host *host, | |
735 | struct mmc_command *cmd) | |
736 | { | |
737 | if (cmd->flags & MMC_RSP_136) { | |
487d9fc5 MD |
738 | cmd->resp[0] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP3); |
739 | cmd->resp[1] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP2); | |
740 | cmd->resp[2] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP1); | |
741 | cmd->resp[3] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP0); | |
fdc50a94 | 742 | } else |
487d9fc5 | 743 | cmd->resp[0] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP0); |
fdc50a94 YG |
744 | } |
745 | ||
746 | static void sh_mmcif_get_cmd12response(struct sh_mmcif_host *host, | |
747 | struct mmc_command *cmd) | |
748 | { | |
487d9fc5 | 749 | cmd->resp[0] = sh_mmcif_readl(host->addr, MMCIF_CE_RESP_CMD12); |
fdc50a94 YG |
750 | } |
751 | ||
752 | static u32 sh_mmcif_set_cmd(struct sh_mmcif_host *host, | |
69983404 | 753 | struct mmc_request *mrq) |
fdc50a94 | 754 | { |
69983404 GL |
755 | struct mmc_data *data = mrq->data; |
756 | struct mmc_command *cmd = mrq->cmd; | |
757 | u32 opc = cmd->opcode; | |
fdc50a94 YG |
758 | u32 tmp = 0; |
759 | ||
760 | /* Response Type check */ | |
761 | switch (mmc_resp_type(cmd)) { | |
762 | case MMC_RSP_NONE: | |
763 | tmp |= CMD_SET_RTYP_NO; | |
764 | break; | |
765 | case MMC_RSP_R1: | |
766 | case MMC_RSP_R1B: | |
767 | case MMC_RSP_R3: | |
768 | tmp |= CMD_SET_RTYP_6B; | |
769 | break; | |
770 | case MMC_RSP_R2: | |
771 | tmp |= CMD_SET_RTYP_17B; | |
772 | break; | |
773 | default: | |
e47bf32a | 774 | dev_err(&host->pd->dev, "Unsupported response type.\n"); |
fdc50a94 YG |
775 | break; |
776 | } | |
777 | switch (opc) { | |
778 | /* RBSY */ | |
a812ba0f | 779 | case MMC_SLEEP_AWAKE: |
fdc50a94 YG |
780 | case MMC_SWITCH: |
781 | case MMC_STOP_TRANSMISSION: | |
782 | case MMC_SET_WRITE_PROT: | |
783 | case MMC_CLR_WRITE_PROT: | |
784 | case MMC_ERASE: | |
fdc50a94 YG |
785 | tmp |= CMD_SET_RBSY; |
786 | break; | |
787 | } | |
788 | /* WDAT / DATW */ | |
69983404 | 789 | if (data) { |
fdc50a94 YG |
790 | tmp |= CMD_SET_WDAT; |
791 | switch (host->bus_width) { | |
792 | case MMC_BUS_WIDTH_1: | |
793 | tmp |= CMD_SET_DATW_1; | |
794 | break; | |
795 | case MMC_BUS_WIDTH_4: | |
796 | tmp |= CMD_SET_DATW_4; | |
797 | break; | |
798 | case MMC_BUS_WIDTH_8: | |
799 | tmp |= CMD_SET_DATW_8; | |
800 | break; | |
801 | default: | |
e47bf32a | 802 | dev_err(&host->pd->dev, "Unsupported bus width.\n"); |
fdc50a94 YG |
803 | break; |
804 | } | |
555061f9 | 805 | switch (host->timing) { |
4039ff47 | 806 | case MMC_TIMING_MMC_DDR52: |
555061f9 TK |
807 | /* |
808 | * MMC core will only set this timing, if the host | |
4039ff47 SJ |
809 | * advertises the MMC_CAP_1_8V_DDR/MMC_CAP_1_2V_DDR |
810 | * capability. MMCIF implementations with this | |
811 | * capability, e.g. sh73a0, will have to set it | |
812 | * in their platform data. | |
555061f9 TK |
813 | */ |
814 | tmp |= CMD_SET_DARS; | |
815 | break; | |
816 | } | |
fdc50a94 YG |
817 | } |
818 | /* DWEN */ | |
819 | if (opc == MMC_WRITE_BLOCK || opc == MMC_WRITE_MULTIPLE_BLOCK) | |
820 | tmp |= CMD_SET_DWEN; | |
821 | /* CMLTE/CMD12EN */ | |
822 | if (opc == MMC_READ_MULTIPLE_BLOCK || opc == MMC_WRITE_MULTIPLE_BLOCK) { | |
823 | tmp |= CMD_SET_CMLTE | CMD_SET_CMD12EN; | |
824 | sh_mmcif_bitset(host, MMCIF_CE_BLOCK_SET, | |
69983404 | 825 | data->blocks << 16); |
fdc50a94 YG |
826 | } |
827 | /* RIDXC[1:0] check bits */ | |
828 | if (opc == MMC_SEND_OP_COND || opc == MMC_ALL_SEND_CID || | |
829 | opc == MMC_SEND_CSD || opc == MMC_SEND_CID) | |
830 | tmp |= CMD_SET_RIDXC_BITS; | |
831 | /* RCRC7C[1:0] check bits */ | |
832 | if (opc == MMC_SEND_OP_COND) | |
833 | tmp |= CMD_SET_CRC7C_BITS; | |
834 | /* RCRC7C[1:0] internal CRC7 */ | |
835 | if (opc == MMC_ALL_SEND_CID || | |
836 | opc == MMC_SEND_CSD || opc == MMC_SEND_CID) | |
837 | tmp |= CMD_SET_CRC7C_INTERNAL; | |
838 | ||
69983404 | 839 | return (opc << 24) | tmp; |
fdc50a94 YG |
840 | } |
841 | ||
e47bf32a | 842 | static int sh_mmcif_data_trans(struct sh_mmcif_host *host, |
f985da17 | 843 | struct mmc_request *mrq, u32 opc) |
fdc50a94 | 844 | { |
fdc50a94 YG |
845 | switch (opc) { |
846 | case MMC_READ_MULTIPLE_BLOCK: | |
f985da17 GL |
847 | sh_mmcif_multi_read(host, mrq); |
848 | return 0; | |
fdc50a94 | 849 | case MMC_WRITE_MULTIPLE_BLOCK: |
f985da17 GL |
850 | sh_mmcif_multi_write(host, mrq); |
851 | return 0; | |
fdc50a94 | 852 | case MMC_WRITE_BLOCK: |
f985da17 GL |
853 | sh_mmcif_single_write(host, mrq); |
854 | return 0; | |
fdc50a94 YG |
855 | case MMC_READ_SINGLE_BLOCK: |
856 | case MMC_SEND_EXT_CSD: | |
f985da17 GL |
857 | sh_mmcif_single_read(host, mrq); |
858 | return 0; | |
fdc50a94 | 859 | default: |
e475b270 | 860 | dev_err(&host->pd->dev, "Unsupported CMD%d\n", opc); |
ee4b8887 | 861 | return -EINVAL; |
fdc50a94 | 862 | } |
fdc50a94 YG |
863 | } |
864 | ||
865 | static void sh_mmcif_start_cmd(struct sh_mmcif_host *host, | |
ee4b8887 | 866 | struct mmc_request *mrq) |
fdc50a94 | 867 | { |
ee4b8887 | 868 | struct mmc_command *cmd = mrq->cmd; |
f985da17 GL |
869 | u32 opc = cmd->opcode; |
870 | u32 mask; | |
fdc50a94 | 871 | |
fdc50a94 | 872 | switch (opc) { |
ee4b8887 | 873 | /* response busy check */ |
a812ba0f | 874 | case MMC_SLEEP_AWAKE: |
fdc50a94 YG |
875 | case MMC_SWITCH: |
876 | case MMC_STOP_TRANSMISSION: | |
877 | case MMC_SET_WRITE_PROT: | |
878 | case MMC_CLR_WRITE_PROT: | |
879 | case MMC_ERASE: | |
ee4b8887 | 880 | mask = MASK_START_CMD | MASK_MRBSYE; |
fdc50a94 YG |
881 | break; |
882 | default: | |
ee4b8887 | 883 | mask = MASK_START_CMD | MASK_MCRSPE; |
fdc50a94 YG |
884 | break; |
885 | } | |
fdc50a94 | 886 | |
967bcb77 GL |
887 | if (host->ccs_enable) |
888 | mask |= MASK_MCCSTO; | |
889 | ||
69983404 | 890 | if (mrq->data) { |
487d9fc5 MD |
891 | sh_mmcif_writel(host->addr, MMCIF_CE_BLOCK_SET, 0); |
892 | sh_mmcif_writel(host->addr, MMCIF_CE_BLOCK_SET, | |
893 | mrq->data->blksz); | |
fdc50a94 | 894 | } |
69983404 | 895 | opc = sh_mmcif_set_cmd(host, mrq); |
fdc50a94 | 896 | |
967bcb77 GL |
897 | if (host->ccs_enable) |
898 | sh_mmcif_writel(host->addr, MMCIF_CE_INT, 0xD80430C0); | |
899 | else | |
900 | sh_mmcif_writel(host->addr, MMCIF_CE_INT, 0xD80430C0 | INT_CCS); | |
487d9fc5 | 901 | sh_mmcif_writel(host->addr, MMCIF_CE_INT_MASK, mask); |
fdc50a94 | 902 | /* set arg */ |
487d9fc5 | 903 | sh_mmcif_writel(host->addr, MMCIF_CE_ARG, cmd->arg); |
fdc50a94 | 904 | /* set cmd */ |
487d9fc5 | 905 | sh_mmcif_writel(host->addr, MMCIF_CE_CMD_SET, opc); |
fdc50a94 | 906 | |
f985da17 GL |
907 | host->wait_for = MMCIF_WAIT_FOR_CMD; |
908 | schedule_delayed_work(&host->timeout_work, host->timeout); | |
fdc50a94 YG |
909 | } |
910 | ||
911 | static void sh_mmcif_stop_cmd(struct sh_mmcif_host *host, | |
ee4b8887 | 912 | struct mmc_request *mrq) |
fdc50a94 | 913 | { |
69983404 GL |
914 | switch (mrq->cmd->opcode) { |
915 | case MMC_READ_MULTIPLE_BLOCK: | |
fdc50a94 | 916 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MCMD12DRE); |
69983404 GL |
917 | break; |
918 | case MMC_WRITE_MULTIPLE_BLOCK: | |
fdc50a94 | 919 | sh_mmcif_bitset(host, MMCIF_CE_INT_MASK, MASK_MCMD12RBE); |
69983404 GL |
920 | break; |
921 | default: | |
e47bf32a | 922 | dev_err(&host->pd->dev, "unsupported stop cmd\n"); |
69983404 | 923 | mrq->stop->error = sh_mmcif_error_manage(host); |
fdc50a94 YG |
924 | return; |
925 | } | |
926 | ||
f985da17 | 927 | host->wait_for = MMCIF_WAIT_FOR_STOP; |
fdc50a94 YG |
928 | } |
929 | ||
930 | static void sh_mmcif_request(struct mmc_host *mmc, struct mmc_request *mrq) | |
931 | { | |
932 | struct sh_mmcif_host *host = mmc_priv(mmc); | |
3b0beafc GL |
933 | unsigned long flags; |
934 | ||
935 | spin_lock_irqsave(&host->lock, flags); | |
936 | if (host->state != STATE_IDLE) { | |
e475b270 | 937 | dev_dbg(&host->pd->dev, "%s() rejected, state %u\n", __func__, host->state); |
3b0beafc GL |
938 | spin_unlock_irqrestore(&host->lock, flags); |
939 | mrq->cmd->error = -EAGAIN; | |
940 | mmc_request_done(mmc, mrq); | |
941 | return; | |
942 | } | |
943 | ||
944 | host->state = STATE_REQUEST; | |
945 | spin_unlock_irqrestore(&host->lock, flags); | |
fdc50a94 YG |
946 | |
947 | switch (mrq->cmd->opcode) { | |
948 | /* MMCIF does not support SD/SDIO command */ | |
7541ca98 LP |
949 | case MMC_SLEEP_AWAKE: /* = SD_IO_SEND_OP_COND (5) */ |
950 | case MMC_SEND_EXT_CSD: /* = SD_SEND_IF_COND (8) */ | |
951 | if ((mrq->cmd->flags & MMC_CMD_MASK) != MMC_CMD_BCR) | |
952 | break; | |
fdc50a94 | 953 | case MMC_APP_CMD: |
92ff0c5b | 954 | case SD_IO_RW_DIRECT: |
3b0beafc | 955 | host->state = STATE_IDLE; |
fdc50a94 YG |
956 | mrq->cmd->error = -ETIMEDOUT; |
957 | mmc_request_done(mmc, mrq); | |
958 | return; | |
fdc50a94 YG |
959 | default: |
960 | break; | |
961 | } | |
f985da17 GL |
962 | |
963 | host->mrq = mrq; | |
fdc50a94 | 964 | |
f985da17 | 965 | sh_mmcif_start_cmd(host, mrq); |
fdc50a94 YG |
966 | } |
967 | ||
a6609267 GL |
968 | static int sh_mmcif_clk_update(struct sh_mmcif_host *host) |
969 | { | |
ac0a2e98 | 970 | int ret = clk_prepare_enable(host->hclk); |
a6609267 GL |
971 | |
972 | if (!ret) { | |
973 | host->clk = clk_get_rate(host->hclk); | |
974 | host->mmc->f_max = host->clk / 2; | |
975 | host->mmc->f_min = host->clk / 512; | |
976 | } | |
977 | ||
978 | return ret; | |
979 | } | |
980 | ||
7d17baa0 GL |
981 | static void sh_mmcif_set_power(struct sh_mmcif_host *host, struct mmc_ios *ios) |
982 | { | |
7d17baa0 GL |
983 | struct mmc_host *mmc = host->mmc; |
984 | ||
7d17baa0 GL |
985 | if (!IS_ERR(mmc->supply.vmmc)) |
986 | /* Errors ignored... */ | |
987 | mmc_regulator_set_ocr(mmc, mmc->supply.vmmc, | |
988 | ios->power_mode ? ios->vdd : 0); | |
989 | } | |
990 | ||
fdc50a94 YG |
991 | static void sh_mmcif_set_ios(struct mmc_host *mmc, struct mmc_ios *ios) |
992 | { | |
993 | struct sh_mmcif_host *host = mmc_priv(mmc); | |
3b0beafc GL |
994 | unsigned long flags; |
995 | ||
996 | spin_lock_irqsave(&host->lock, flags); | |
997 | if (host->state != STATE_IDLE) { | |
e475b270 | 998 | dev_dbg(&host->pd->dev, "%s() rejected, state %u\n", __func__, host->state); |
3b0beafc GL |
999 | spin_unlock_irqrestore(&host->lock, flags); |
1000 | return; | |
1001 | } | |
1002 | ||
1003 | host->state = STATE_IOS; | |
1004 | spin_unlock_irqrestore(&host->lock, flags); | |
fdc50a94 | 1005 | |
f5e0cec4 | 1006 | if (ios->power_mode == MMC_POWER_UP) { |
c9b0cef2 | 1007 | if (!host->card_present) { |
faca6648 GL |
1008 | /* See if we also get DMA */ |
1009 | sh_mmcif_request_dma(host, host->pd->dev.platform_data); | |
c9b0cef2 | 1010 | host->card_present = true; |
faca6648 | 1011 | } |
7d17baa0 | 1012 | sh_mmcif_set_power(host, ios); |
f5e0cec4 | 1013 | } else if (ios->power_mode == MMC_POWER_OFF || !ios->clock) { |
fdc50a94 YG |
1014 | /* clock stop */ |
1015 | sh_mmcif_clock_control(host, 0); | |
faca6648 | 1016 | if (ios->power_mode == MMC_POWER_OFF) { |
c9b0cef2 | 1017 | if (host->card_present) { |
faca6648 | 1018 | sh_mmcif_release_dma(host); |
c9b0cef2 | 1019 | host->card_present = false; |
faca6648 | 1020 | } |
c9b0cef2 GL |
1021 | } |
1022 | if (host->power) { | |
f8a8ced7 | 1023 | pm_runtime_put_sync(&host->pd->dev); |
ac0a2e98 | 1024 | clk_disable_unprepare(host->hclk); |
c9b0cef2 | 1025 | host->power = false; |
7d17baa0 GL |
1026 | if (ios->power_mode == MMC_POWER_OFF) |
1027 | sh_mmcif_set_power(host, ios); | |
faca6648 | 1028 | } |
3b0beafc | 1029 | host->state = STATE_IDLE; |
fdc50a94 | 1030 | return; |
fdc50a94 YG |
1031 | } |
1032 | ||
c9b0cef2 GL |
1033 | if (ios->clock) { |
1034 | if (!host->power) { | |
a6609267 | 1035 | sh_mmcif_clk_update(host); |
c9b0cef2 GL |
1036 | pm_runtime_get_sync(&host->pd->dev); |
1037 | host->power = true; | |
1038 | sh_mmcif_sync_reset(host); | |
1039 | } | |
fdc50a94 | 1040 | sh_mmcif_clock_control(host, ios->clock); |
c9b0cef2 | 1041 | } |
fdc50a94 | 1042 | |
555061f9 | 1043 | host->timing = ios->timing; |
fdc50a94 | 1044 | host->bus_width = ios->bus_width; |
3b0beafc | 1045 | host->state = STATE_IDLE; |
fdc50a94 YG |
1046 | } |
1047 | ||
777271d0 AH |
1048 | static int sh_mmcif_get_cd(struct mmc_host *mmc) |
1049 | { | |
1050 | struct sh_mmcif_host *host = mmc_priv(mmc); | |
1051 | struct sh_mmcif_plat_data *p = host->pd->dev.platform_data; | |
e480606a GL |
1052 | int ret = mmc_gpio_get_cd(mmc); |
1053 | ||
1054 | if (ret >= 0) | |
1055 | return ret; | |
777271d0 | 1056 | |
bf68a812 | 1057 | if (!p || !p->get_cd) |
777271d0 AH |
1058 | return -ENOSYS; |
1059 | else | |
1060 | return p->get_cd(host->pd); | |
1061 | } | |
1062 | ||
fdc50a94 YG |
1063 | static struct mmc_host_ops sh_mmcif_ops = { |
1064 | .request = sh_mmcif_request, | |
1065 | .set_ios = sh_mmcif_set_ios, | |
777271d0 | 1066 | .get_cd = sh_mmcif_get_cd, |
fdc50a94 YG |
1067 | }; |
1068 | ||
f985da17 GL |
1069 | static bool sh_mmcif_end_cmd(struct sh_mmcif_host *host) |
1070 | { | |
1071 | struct mmc_command *cmd = host->mrq->cmd; | |
69983404 | 1072 | struct mmc_data *data = host->mrq->data; |
f985da17 GL |
1073 | long time; |
1074 | ||
1075 | if (host->sd_error) { | |
1076 | switch (cmd->opcode) { | |
1077 | case MMC_ALL_SEND_CID: | |
1078 | case MMC_SELECT_CARD: | |
1079 | case MMC_APP_CMD: | |
1080 | cmd->error = -ETIMEDOUT; | |
f985da17 GL |
1081 | break; |
1082 | default: | |
1083 | cmd->error = sh_mmcif_error_manage(host); | |
f985da17 GL |
1084 | break; |
1085 | } | |
e475b270 TK |
1086 | dev_dbg(&host->pd->dev, "CMD%d error %d\n", |
1087 | cmd->opcode, cmd->error); | |
aba9d646 | 1088 | host->sd_error = false; |
f985da17 GL |
1089 | return false; |
1090 | } | |
1091 | if (!(cmd->flags & MMC_RSP_PRESENT)) { | |
1092 | cmd->error = 0; | |
1093 | return false; | |
1094 | } | |
1095 | ||
1096 | sh_mmcif_get_response(host, cmd); | |
1097 | ||
69983404 | 1098 | if (!data) |
f985da17 GL |
1099 | return false; |
1100 | ||
90f1cb43 GL |
1101 | /* |
1102 | * Completion can be signalled from DMA callback and error, so, have to | |
1103 | * reset here, before setting .dma_active | |
1104 | */ | |
1105 | init_completion(&host->dma_complete); | |
1106 | ||
69983404 | 1107 | if (data->flags & MMC_DATA_READ) { |
f985da17 GL |
1108 | if (host->chan_rx) |
1109 | sh_mmcif_start_dma_rx(host); | |
1110 | } else { | |
1111 | if (host->chan_tx) | |
1112 | sh_mmcif_start_dma_tx(host); | |
1113 | } | |
1114 | ||
1115 | if (!host->dma_active) { | |
69983404 | 1116 | data->error = sh_mmcif_data_trans(host, host->mrq, cmd->opcode); |
99eb9d8d | 1117 | return !data->error; |
f985da17 GL |
1118 | } |
1119 | ||
1120 | /* Running in the IRQ thread, can sleep */ | |
1121 | time = wait_for_completion_interruptible_timeout(&host->dma_complete, | |
1122 | host->timeout); | |
eae30983 TK |
1123 | |
1124 | if (data->flags & MMC_DATA_READ) | |
1125 | dma_unmap_sg(host->chan_rx->device->dev, | |
1126 | data->sg, data->sg_len, | |
1127 | DMA_FROM_DEVICE); | |
1128 | else | |
1129 | dma_unmap_sg(host->chan_tx->device->dev, | |
1130 | data->sg, data->sg_len, | |
1131 | DMA_TO_DEVICE); | |
1132 | ||
f985da17 GL |
1133 | if (host->sd_error) { |
1134 | dev_err(host->mmc->parent, | |
1135 | "Error IRQ while waiting for DMA completion!\n"); | |
1136 | /* Woken up by an error IRQ: abort DMA */ | |
69983404 | 1137 | data->error = sh_mmcif_error_manage(host); |
f985da17 | 1138 | } else if (!time) { |
e475b270 | 1139 | dev_err(host->mmc->parent, "DMA timeout!\n"); |
69983404 | 1140 | data->error = -ETIMEDOUT; |
f985da17 | 1141 | } else if (time < 0) { |
e475b270 TK |
1142 | dev_err(host->mmc->parent, |
1143 | "wait_for_completion_...() error %ld!\n", time); | |
69983404 | 1144 | data->error = time; |
f985da17 GL |
1145 | } |
1146 | sh_mmcif_bitclr(host, MMCIF_CE_BUF_ACC, | |
1147 | BUF_ACC_DMAREN | BUF_ACC_DMAWEN); | |
1148 | host->dma_active = false; | |
1149 | ||
eae30983 | 1150 | if (data->error) { |
69983404 | 1151 | data->bytes_xfered = 0; |
eae30983 TK |
1152 | /* Abort DMA */ |
1153 | if (data->flags & MMC_DATA_READ) | |
1154 | dmaengine_terminate_all(host->chan_rx); | |
1155 | else | |
1156 | dmaengine_terminate_all(host->chan_tx); | |
1157 | } | |
f985da17 GL |
1158 | |
1159 | return false; | |
1160 | } | |
1161 | ||
1162 | static irqreturn_t sh_mmcif_irqt(int irq, void *dev_id) | |
1163 | { | |
1164 | struct sh_mmcif_host *host = dev_id; | |
8047310e | 1165 | struct mmc_request *mrq; |
5df460b1 | 1166 | bool wait = false; |
f985da17 GL |
1167 | |
1168 | cancel_delayed_work_sync(&host->timeout_work); | |
1169 | ||
8047310e GL |
1170 | mutex_lock(&host->thread_lock); |
1171 | ||
1172 | mrq = host->mrq; | |
1173 | if (!mrq) { | |
1174 | dev_dbg(&host->pd->dev, "IRQ thread state %u, wait %u: NULL mrq!\n", | |
1175 | host->state, host->wait_for); | |
1176 | mutex_unlock(&host->thread_lock); | |
1177 | return IRQ_HANDLED; | |
1178 | } | |
1179 | ||
f985da17 GL |
1180 | /* |
1181 | * All handlers return true, if processing continues, and false, if the | |
1182 | * request has to be completed - successfully or not | |
1183 | */ | |
1184 | switch (host->wait_for) { | |
1185 | case MMCIF_WAIT_FOR_REQUEST: | |
1186 | /* We're too late, the timeout has already kicked in */ | |
8047310e | 1187 | mutex_unlock(&host->thread_lock); |
f985da17 GL |
1188 | return IRQ_HANDLED; |
1189 | case MMCIF_WAIT_FOR_CMD: | |
5df460b1 GL |
1190 | /* Wait for data? */ |
1191 | wait = sh_mmcif_end_cmd(host); | |
f985da17 GL |
1192 | break; |
1193 | case MMCIF_WAIT_FOR_MREAD: | |
5df460b1 GL |
1194 | /* Wait for more data? */ |
1195 | wait = sh_mmcif_mread_block(host); | |
f985da17 GL |
1196 | break; |
1197 | case MMCIF_WAIT_FOR_READ: | |
5df460b1 GL |
1198 | /* Wait for data end? */ |
1199 | wait = sh_mmcif_read_block(host); | |
f985da17 GL |
1200 | break; |
1201 | case MMCIF_WAIT_FOR_MWRITE: | |
5df460b1 GL |
1202 | /* Wait data to write? */ |
1203 | wait = sh_mmcif_mwrite_block(host); | |
f985da17 GL |
1204 | break; |
1205 | case MMCIF_WAIT_FOR_WRITE: | |
5df460b1 GL |
1206 | /* Wait for data end? */ |
1207 | wait = sh_mmcif_write_block(host); | |
f985da17 GL |
1208 | break; |
1209 | case MMCIF_WAIT_FOR_STOP: | |
1210 | if (host->sd_error) { | |
1211 | mrq->stop->error = sh_mmcif_error_manage(host); | |
e475b270 | 1212 | dev_dbg(&host->pd->dev, "%s(): %d\n", __func__, mrq->stop->error); |
f985da17 GL |
1213 | break; |
1214 | } | |
1215 | sh_mmcif_get_cmd12response(host, mrq->stop); | |
1216 | mrq->stop->error = 0; | |
1217 | break; | |
1218 | case MMCIF_WAIT_FOR_READ_END: | |
1219 | case MMCIF_WAIT_FOR_WRITE_END: | |
e475b270 | 1220 | if (host->sd_error) { |
91ab252a | 1221 | mrq->data->error = sh_mmcif_error_manage(host); |
e475b270 TK |
1222 | dev_dbg(&host->pd->dev, "%s(): %d\n", __func__, mrq->data->error); |
1223 | } | |
f985da17 GL |
1224 | break; |
1225 | default: | |
1226 | BUG(); | |
1227 | } | |
1228 | ||
5df460b1 GL |
1229 | if (wait) { |
1230 | schedule_delayed_work(&host->timeout_work, host->timeout); | |
1231 | /* Wait for more data */ | |
8047310e | 1232 | mutex_unlock(&host->thread_lock); |
5df460b1 GL |
1233 | return IRQ_HANDLED; |
1234 | } | |
1235 | ||
f985da17 | 1236 | if (host->wait_for != MMCIF_WAIT_FOR_STOP) { |
91ab252a | 1237 | struct mmc_data *data = mrq->data; |
69983404 GL |
1238 | if (!mrq->cmd->error && data && !data->error) |
1239 | data->bytes_xfered = | |
1240 | data->blocks * data->blksz; | |
f985da17 | 1241 | |
69983404 | 1242 | if (mrq->stop && !mrq->cmd->error && (!data || !data->error)) { |
f985da17 | 1243 | sh_mmcif_stop_cmd(host, mrq); |
5df460b1 GL |
1244 | if (!mrq->stop->error) { |
1245 | schedule_delayed_work(&host->timeout_work, host->timeout); | |
8047310e | 1246 | mutex_unlock(&host->thread_lock); |
f985da17 | 1247 | return IRQ_HANDLED; |
5df460b1 | 1248 | } |
f985da17 GL |
1249 | } |
1250 | } | |
1251 | ||
1252 | host->wait_for = MMCIF_WAIT_FOR_REQUEST; | |
1253 | host->state = STATE_IDLE; | |
69983404 | 1254 | host->mrq = NULL; |
f985da17 GL |
1255 | mmc_request_done(host->mmc, mrq); |
1256 | ||
8047310e GL |
1257 | mutex_unlock(&host->thread_lock); |
1258 | ||
f985da17 GL |
1259 | return IRQ_HANDLED; |
1260 | } | |
1261 | ||
fdc50a94 YG |
1262 | static irqreturn_t sh_mmcif_intr(int irq, void *dev_id) |
1263 | { | |
1264 | struct sh_mmcif_host *host = dev_id; | |
967bcb77 | 1265 | u32 state, mask; |
fdc50a94 | 1266 | |
487d9fc5 | 1267 | state = sh_mmcif_readl(host->addr, MMCIF_CE_INT); |
967bcb77 GL |
1268 | mask = sh_mmcif_readl(host->addr, MMCIF_CE_INT_MASK); |
1269 | if (host->ccs_enable) | |
1270 | sh_mmcif_writel(host->addr, MMCIF_CE_INT, ~(state & mask)); | |
1271 | else | |
1272 | sh_mmcif_writel(host->addr, MMCIF_CE_INT, INT_CCS | ~(state & mask)); | |
8af50750 | 1273 | sh_mmcif_bitclr(host, MMCIF_CE_INT_MASK, state & MASK_CLEAN); |
fdc50a94 | 1274 | |
8af50750 GL |
1275 | if (state & ~MASK_CLEAN) |
1276 | dev_dbg(&host->pd->dev, "IRQ state = 0x%08x incompletely cleared\n", | |
1277 | state); | |
1278 | ||
1279 | if (state & INT_ERR_STS || state & ~INT_ALL) { | |
aa0787a9 | 1280 | host->sd_error = true; |
8af50750 | 1281 | dev_dbg(&host->pd->dev, "int err state = 0x%08x\n", state); |
fdc50a94 | 1282 | } |
f985da17 | 1283 | if (state & ~(INT_CMD12RBE | INT_CMD12CRE)) { |
8af50750 GL |
1284 | if (!host->mrq) |
1285 | dev_dbg(&host->pd->dev, "NULL IRQ state = 0x%08x\n", state); | |
f985da17 GL |
1286 | if (!host->dma_active) |
1287 | return IRQ_WAKE_THREAD; | |
1288 | else if (host->sd_error) | |
1289 | mmcif_dma_complete(host); | |
1290 | } else { | |
aa0787a9 | 1291 | dev_dbg(&host->pd->dev, "Unexpected IRQ 0x%x\n", state); |
f985da17 | 1292 | } |
fdc50a94 YG |
1293 | |
1294 | return IRQ_HANDLED; | |
1295 | } | |
1296 | ||
f985da17 GL |
1297 | static void mmcif_timeout_work(struct work_struct *work) |
1298 | { | |
1299 | struct delayed_work *d = container_of(work, struct delayed_work, work); | |
1300 | struct sh_mmcif_host *host = container_of(d, struct sh_mmcif_host, timeout_work); | |
1301 | struct mmc_request *mrq = host->mrq; | |
8047310e | 1302 | unsigned long flags; |
f985da17 GL |
1303 | |
1304 | if (host->dying) | |
1305 | /* Don't run after mmc_remove_host() */ | |
1306 | return; | |
1307 | ||
e475b270 | 1308 | dev_err(&host->pd->dev, "Timeout waiting for %u on CMD%u\n", |
8047310e GL |
1309 | host->wait_for, mrq->cmd->opcode); |
1310 | ||
1311 | spin_lock_irqsave(&host->lock, flags); | |
1312 | if (host->state == STATE_IDLE) { | |
1313 | spin_unlock_irqrestore(&host->lock, flags); | |
1314 | return; | |
1315 | } | |
1316 | ||
1317 | host->state = STATE_TIMEOUT; | |
1318 | spin_unlock_irqrestore(&host->lock, flags); | |
1319 | ||
f985da17 GL |
1320 | /* |
1321 | * Handle races with cancel_delayed_work(), unless | |
1322 | * cancel_delayed_work_sync() is used | |
1323 | */ | |
1324 | switch (host->wait_for) { | |
1325 | case MMCIF_WAIT_FOR_CMD: | |
1326 | mrq->cmd->error = sh_mmcif_error_manage(host); | |
1327 | break; | |
1328 | case MMCIF_WAIT_FOR_STOP: | |
1329 | mrq->stop->error = sh_mmcif_error_manage(host); | |
1330 | break; | |
1331 | case MMCIF_WAIT_FOR_MREAD: | |
1332 | case MMCIF_WAIT_FOR_MWRITE: | |
1333 | case MMCIF_WAIT_FOR_READ: | |
1334 | case MMCIF_WAIT_FOR_WRITE: | |
1335 | case MMCIF_WAIT_FOR_READ_END: | |
1336 | case MMCIF_WAIT_FOR_WRITE_END: | |
69983404 | 1337 | mrq->data->error = sh_mmcif_error_manage(host); |
f985da17 GL |
1338 | break; |
1339 | default: | |
1340 | BUG(); | |
1341 | } | |
1342 | ||
1343 | host->state = STATE_IDLE; | |
1344 | host->wait_for = MMCIF_WAIT_FOR_REQUEST; | |
f985da17 GL |
1345 | host->mrq = NULL; |
1346 | mmc_request_done(host->mmc, mrq); | |
1347 | } | |
1348 | ||
7d17baa0 GL |
1349 | static void sh_mmcif_init_ocr(struct sh_mmcif_host *host) |
1350 | { | |
1351 | struct sh_mmcif_plat_data *pd = host->pd->dev.platform_data; | |
1352 | struct mmc_host *mmc = host->mmc; | |
1353 | ||
1354 | mmc_regulator_get_supply(mmc); | |
1355 | ||
bf68a812 GL |
1356 | if (!pd) |
1357 | return; | |
1358 | ||
7d17baa0 GL |
1359 | if (!mmc->ocr_avail) |
1360 | mmc->ocr_avail = pd->ocr; | |
1361 | else if (pd->ocr) | |
1362 | dev_warn(mmc_dev(mmc), "Platform OCR mask is ignored\n"); | |
1363 | } | |
1364 | ||
c3be1efd | 1365 | static int sh_mmcif_probe(struct platform_device *pdev) |
fdc50a94 YG |
1366 | { |
1367 | int ret = 0, irq[2]; | |
1368 | struct mmc_host *mmc; | |
e47bf32a | 1369 | struct sh_mmcif_host *host; |
e1aae2eb | 1370 | struct sh_mmcif_plat_data *pd = pdev->dev.platform_data; |
fdc50a94 YG |
1371 | struct resource *res; |
1372 | void __iomem *reg; | |
2cd5b3e0 | 1373 | const char *name; |
fdc50a94 YG |
1374 | |
1375 | irq[0] = platform_get_irq(pdev, 0); | |
1376 | irq[1] = platform_get_irq(pdev, 1); | |
2cd5b3e0 | 1377 | if (irq[0] < 0) { |
e47bf32a | 1378 | dev_err(&pdev->dev, "Get irq error\n"); |
fdc50a94 YG |
1379 | return -ENXIO; |
1380 | } | |
1381 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
1382 | if (!res) { | |
1383 | dev_err(&pdev->dev, "platform_get_resource error.\n"); | |
1384 | return -ENXIO; | |
1385 | } | |
1386 | reg = ioremap(res->start, resource_size(res)); | |
1387 | if (!reg) { | |
1388 | dev_err(&pdev->dev, "ioremap error.\n"); | |
1389 | return -ENOMEM; | |
1390 | } | |
e1aae2eb | 1391 | |
fdc50a94 YG |
1392 | mmc = mmc_alloc_host(sizeof(struct sh_mmcif_host), &pdev->dev); |
1393 | if (!mmc) { | |
1394 | ret = -ENOMEM; | |
e1aae2eb | 1395 | goto ealloch; |
fdc50a94 | 1396 | } |
2c9054dc SB |
1397 | |
1398 | ret = mmc_of_parse(mmc); | |
1399 | if (ret < 0) | |
1400 | goto eofparse; | |
1401 | ||
fdc50a94 YG |
1402 | host = mmc_priv(mmc); |
1403 | host->mmc = mmc; | |
1404 | host->addr = reg; | |
f9fd54f2 | 1405 | host->timeout = msecs_to_jiffies(1000); |
967bcb77 | 1406 | host->ccs_enable = !pd || !pd->ccs_unsupported; |
6d6fd367 | 1407 | host->clk_ctrl2_enable = pd && pd->clk_ctrl2_present; |
fdc50a94 | 1408 | |
fdc50a94 YG |
1409 | host->pd = pdev; |
1410 | ||
3b0beafc | 1411 | spin_lock_init(&host->lock); |
fdc50a94 YG |
1412 | |
1413 | mmc->ops = &sh_mmcif_ops; | |
7d17baa0 GL |
1414 | sh_mmcif_init_ocr(host); |
1415 | ||
eca889f6 | 1416 | mmc->caps |= MMC_CAP_MMC_HIGHSPEED | MMC_CAP_WAIT_WHILE_BUSY; |
bf68a812 | 1417 | if (pd && pd->caps) |
fdc50a94 | 1418 | mmc->caps |= pd->caps; |
a782d688 | 1419 | mmc->max_segs = 32; |
fdc50a94 | 1420 | mmc->max_blk_size = 512; |
a782d688 GL |
1421 | mmc->max_req_size = PAGE_CACHE_SIZE * mmc->max_segs; |
1422 | mmc->max_blk_count = mmc->max_req_size / mmc->max_blk_size; | |
fdc50a94 YG |
1423 | mmc->max_seg_size = mmc->max_req_size; |
1424 | ||
fdc50a94 | 1425 | platform_set_drvdata(pdev, host); |
a782d688 | 1426 | |
faca6648 GL |
1427 | pm_runtime_enable(&pdev->dev); |
1428 | host->power = false; | |
1429 | ||
047a9ce7 | 1430 | host->hclk = clk_get(&pdev->dev, NULL); |
b289174f GL |
1431 | if (IS_ERR(host->hclk)) { |
1432 | ret = PTR_ERR(host->hclk); | |
047a9ce7 | 1433 | dev_err(&pdev->dev, "cannot get clock: %d\n", ret); |
b289174f GL |
1434 | goto eclkget; |
1435 | } | |
a6609267 GL |
1436 | ret = sh_mmcif_clk_update(host); |
1437 | if (ret < 0) | |
1438 | goto eclkupdate; | |
b289174f | 1439 | |
faca6648 GL |
1440 | ret = pm_runtime_resume(&pdev->dev); |
1441 | if (ret < 0) | |
e1aae2eb | 1442 | goto eresume; |
a782d688 | 1443 | |
5ba85d95 | 1444 | INIT_DELAYED_WORK(&host->timeout_work, mmcif_timeout_work); |
fdc50a94 | 1445 | |
b289174f | 1446 | sh_mmcif_sync_reset(host); |
3b0beafc GL |
1447 | sh_mmcif_writel(host->addr, MMCIF_CE_INT_MASK, MASK_ALL); |
1448 | ||
2cd5b3e0 SK |
1449 | name = irq[1] < 0 ? dev_name(&pdev->dev) : "sh_mmc:error"; |
1450 | ret = request_threaded_irq(irq[0], sh_mmcif_intr, sh_mmcif_irqt, 0, name, host); | |
fdc50a94 | 1451 | if (ret) { |
2cd5b3e0 | 1452 | dev_err(&pdev->dev, "request_irq error (%s)\n", name); |
e1aae2eb | 1453 | goto ereqirq0; |
fdc50a94 | 1454 | } |
2cd5b3e0 SK |
1455 | if (irq[1] >= 0) { |
1456 | ret = request_threaded_irq(irq[1], sh_mmcif_intr, sh_mmcif_irqt, | |
1457 | 0, "sh_mmc:int", host); | |
1458 | if (ret) { | |
1459 | dev_err(&pdev->dev, "request_irq error (sh_mmc:int)\n"); | |
1460 | goto ereqirq1; | |
1461 | } | |
fdc50a94 YG |
1462 | } |
1463 | ||
e480606a | 1464 | if (pd && pd->use_cd_gpio) { |
214fc309 | 1465 | ret = mmc_gpio_request_cd(mmc, pd->cd_gpio, 0); |
e480606a GL |
1466 | if (ret < 0) |
1467 | goto erqcd; | |
1468 | } | |
1469 | ||
8047310e GL |
1470 | mutex_init(&host->thread_lock); |
1471 | ||
ac0a2e98 | 1472 | clk_disable_unprepare(host->hclk); |
5ba85d95 GL |
1473 | ret = mmc_add_host(mmc); |
1474 | if (ret < 0) | |
e1aae2eb | 1475 | goto emmcaddh; |
fdc50a94 | 1476 | |
efe6a8ad RW |
1477 | dev_pm_qos_expose_latency_limit(&pdev->dev, 100); |
1478 | ||
e47bf32a GL |
1479 | dev_info(&pdev->dev, "driver version %s\n", DRIVER_VERSION); |
1480 | dev_dbg(&pdev->dev, "chip ver H'%04x\n", | |
487d9fc5 | 1481 | sh_mmcif_readl(host->addr, MMCIF_CE_VERSION) & 0x0000ffff); |
fdc50a94 YG |
1482 | return ret; |
1483 | ||
e1aae2eb | 1484 | emmcaddh: |
e480606a | 1485 | erqcd: |
2cd5b3e0 SK |
1486 | if (irq[1] >= 0) |
1487 | free_irq(irq[1], host); | |
e1aae2eb | 1488 | ereqirq1: |
5ba85d95 | 1489 | free_irq(irq[0], host); |
e1aae2eb | 1490 | ereqirq0: |
faca6648 | 1491 | pm_runtime_suspend(&pdev->dev); |
e1aae2eb | 1492 | eresume: |
ac0a2e98 | 1493 | clk_disable_unprepare(host->hclk); |
a6609267 | 1494 | eclkupdate: |
b289174f | 1495 | clk_put(host->hclk); |
e1aae2eb | 1496 | eclkget: |
b289174f | 1497 | pm_runtime_disable(&pdev->dev); |
2c9054dc | 1498 | eofparse: |
fdc50a94 | 1499 | mmc_free_host(mmc); |
e1aae2eb GL |
1500 | ealloch: |
1501 | iounmap(reg); | |
fdc50a94 YG |
1502 | return ret; |
1503 | } | |
1504 | ||
6e0ee714 | 1505 | static int sh_mmcif_remove(struct platform_device *pdev) |
fdc50a94 YG |
1506 | { |
1507 | struct sh_mmcif_host *host = platform_get_drvdata(pdev); | |
1508 | int irq[2]; | |
1509 | ||
f985da17 | 1510 | host->dying = true; |
ac0a2e98 | 1511 | clk_prepare_enable(host->hclk); |
faca6648 | 1512 | pm_runtime_get_sync(&pdev->dev); |
fdc50a94 | 1513 | |
efe6a8ad RW |
1514 | dev_pm_qos_hide_latency_limit(&pdev->dev); |
1515 | ||
faca6648 | 1516 | mmc_remove_host(host->mmc); |
3b0beafc GL |
1517 | sh_mmcif_writel(host->addr, MMCIF_CE_INT_MASK, MASK_ALL); |
1518 | ||
f985da17 GL |
1519 | /* |
1520 | * FIXME: cancel_delayed_work(_sync)() and free_irq() race with the | |
1521 | * mmc_remove_host() call above. But swapping order doesn't help either | |
1522 | * (a query on the linux-mmc mailing list didn't bring any replies). | |
1523 | */ | |
1524 | cancel_delayed_work_sync(&host->timeout_work); | |
1525 | ||
fdc50a94 YG |
1526 | if (host->addr) |
1527 | iounmap(host->addr); | |
1528 | ||
aa0787a9 GL |
1529 | irq[0] = platform_get_irq(pdev, 0); |
1530 | irq[1] = platform_get_irq(pdev, 1); | |
fdc50a94 YG |
1531 | |
1532 | free_irq(irq[0], host); | |
2cd5b3e0 SK |
1533 | if (irq[1] >= 0) |
1534 | free_irq(irq[1], host); | |
fdc50a94 | 1535 | |
ac0a2e98 | 1536 | clk_disable_unprepare(host->hclk); |
fdc50a94 | 1537 | mmc_free_host(host->mmc); |
faca6648 GL |
1538 | pm_runtime_put_sync(&pdev->dev); |
1539 | pm_runtime_disable(&pdev->dev); | |
fdc50a94 YG |
1540 | |
1541 | return 0; | |
1542 | } | |
1543 | ||
51129f31 | 1544 | #ifdef CONFIG_PM_SLEEP |
faca6648 GL |
1545 | static int sh_mmcif_suspend(struct device *dev) |
1546 | { | |
b289174f | 1547 | struct sh_mmcif_host *host = dev_get_drvdata(dev); |
faca6648 | 1548 | |
cb3ca1ae | 1549 | sh_mmcif_writel(host->addr, MMCIF_CE_INT_MASK, MASK_ALL); |
faca6648 | 1550 | |
cb3ca1ae | 1551 | return 0; |
faca6648 GL |
1552 | } |
1553 | ||
1554 | static int sh_mmcif_resume(struct device *dev) | |
1555 | { | |
cb3ca1ae | 1556 | return 0; |
faca6648 | 1557 | } |
51129f31 | 1558 | #endif |
faca6648 | 1559 | |
bf68a812 GL |
1560 | static const struct of_device_id mmcif_of_match[] = { |
1561 | { .compatible = "renesas,sh-mmcif" }, | |
1562 | { } | |
1563 | }; | |
1564 | MODULE_DEVICE_TABLE(of, mmcif_of_match); | |
1565 | ||
faca6648 | 1566 | static const struct dev_pm_ops sh_mmcif_dev_pm_ops = { |
51129f31 | 1567 | SET_SYSTEM_SLEEP_PM_OPS(sh_mmcif_suspend, sh_mmcif_resume) |
faca6648 GL |
1568 | }; |
1569 | ||
fdc50a94 YG |
1570 | static struct platform_driver sh_mmcif_driver = { |
1571 | .probe = sh_mmcif_probe, | |
1572 | .remove = sh_mmcif_remove, | |
1573 | .driver = { | |
1574 | .name = DRIVER_NAME, | |
faca6648 | 1575 | .pm = &sh_mmcif_dev_pm_ops, |
bf68a812 GL |
1576 | .owner = THIS_MODULE, |
1577 | .of_match_table = mmcif_of_match, | |
fdc50a94 YG |
1578 | }, |
1579 | }; | |
1580 | ||
d1f81a64 | 1581 | module_platform_driver(sh_mmcif_driver); |
fdc50a94 YG |
1582 | |
1583 | MODULE_DESCRIPTION("SuperH on-chip MMC/eMMC interface driver"); | |
1584 | MODULE_LICENSE("GPL"); | |
aa0787a9 | 1585 | MODULE_ALIAS("platform:" DRIVER_NAME); |
fdc50a94 | 1586 | MODULE_AUTHOR("Yusuke Goda <yusuke.goda.sx@renesas.com>"); |