Commit | Line | Data |
---|---|---|
6aa8b732 AK |
1 | #ifndef __KVM_H |
2 | #define __KVM_H | |
3 | ||
4 | /* | |
5 | * This work is licensed under the terms of the GNU GPL, version 2. See | |
6 | * the COPYING file in the top-level directory. | |
7 | */ | |
8 | ||
9 | #include <linux/types.h> | |
10 | #include <linux/list.h> | |
11 | #include <linux/mutex.h> | |
12 | #include <linux/spinlock.h> | |
13 | #include <linux/mm.h> | |
e8edc6e0 | 14 | #include <asm/signal.h> |
6aa8b732 AK |
15 | |
16 | #include "vmx.h" | |
17 | #include <linux/kvm.h> | |
102d8325 | 18 | #include <linux/kvm_para.h> |
6aa8b732 AK |
19 | |
20 | #define CR0_PE_MASK (1ULL << 0) | |
a3a06367 | 21 | #define CR0_MP_MASK (1ULL << 1) |
6aa8b732 AK |
22 | #define CR0_TS_MASK (1ULL << 3) |
23 | #define CR0_NE_MASK (1ULL << 5) | |
24 | #define CR0_WP_MASK (1ULL << 16) | |
25 | #define CR0_NW_MASK (1ULL << 29) | |
26 | #define CR0_CD_MASK (1ULL << 30) | |
27 | #define CR0_PG_MASK (1ULL << 31) | |
28 | ||
29 | #define CR3_WPT_MASK (1ULL << 3) | |
30 | #define CR3_PCD_MASK (1ULL << 4) | |
31 | ||
32 | #define CR3_RESEVED_BITS 0x07ULL | |
33 | #define CR3_L_MODE_RESEVED_BITS (~((1ULL << 40) - 1) | 0x0fe7ULL) | |
34 | #define CR3_FLAGS_MASK ((1ULL << 5) - 1) | |
35 | ||
36 | #define CR4_VME_MASK (1ULL << 0) | |
37 | #define CR4_PSE_MASK (1ULL << 4) | |
38 | #define CR4_PAE_MASK (1ULL << 5) | |
39 | #define CR4_PGE_MASK (1ULL << 7) | |
40 | #define CR4_VMXE_MASK (1ULL << 13) | |
41 | ||
42 | #define KVM_GUEST_CR0_MASK \ | |
43 | (CR0_PG_MASK | CR0_PE_MASK | CR0_WP_MASK | CR0_NE_MASK \ | |
44 | | CR0_NW_MASK | CR0_CD_MASK) | |
45 | #define KVM_VM_CR0_ALWAYS_ON \ | |
a3a06367 AK |
46 | (CR0_PG_MASK | CR0_PE_MASK | CR0_WP_MASK | CR0_NE_MASK | CR0_TS_MASK \ |
47 | | CR0_MP_MASK) | |
6aa8b732 AK |
48 | #define KVM_GUEST_CR4_MASK \ |
49 | (CR4_PSE_MASK | CR4_PAE_MASK | CR4_PGE_MASK | CR4_VMXE_MASK | CR4_VME_MASK) | |
50 | #define KVM_PMODE_VM_CR4_ALWAYS_ON (CR4_VMXE_MASK | CR4_PAE_MASK) | |
51 | #define KVM_RMODE_VM_CR4_ALWAYS_ON (CR4_VMXE_MASK | CR4_PAE_MASK | CR4_VME_MASK) | |
52 | ||
53 | #define INVALID_PAGE (~(hpa_t)0) | |
54 | #define UNMAPPED_GVA (~(gpa_t)0) | |
55 | ||
56 | #define KVM_MAX_VCPUS 1 | |
e8207547 | 57 | #define KVM_ALIAS_SLOTS 4 |
6aa8b732 | 58 | #define KVM_MEMORY_SLOTS 4 |
7494c0cc | 59 | #define KVM_NUM_MMU_PAGES 1024 |
ebeace86 AK |
60 | #define KVM_MIN_FREE_MMU_PAGES 5 |
61 | #define KVM_REFILL_PAGES 25 | |
06465c5a | 62 | #define KVM_MAX_CPUID_ENTRIES 40 |
6aa8b732 AK |
63 | |
64 | #define FX_IMAGE_SIZE 512 | |
65 | #define FX_IMAGE_ALIGN 16 | |
66 | #define FX_BUF_SIZE (2 * FX_IMAGE_SIZE + FX_IMAGE_ALIGN) | |
67 | ||
68 | #define DE_VECTOR 0 | |
7807fa6c | 69 | #define NM_VECTOR 7 |
6aa8b732 AK |
70 | #define DF_VECTOR 8 |
71 | #define TS_VECTOR 10 | |
72 | #define NP_VECTOR 11 | |
73 | #define SS_VECTOR 12 | |
74 | #define GP_VECTOR 13 | |
75 | #define PF_VECTOR 14 | |
76 | ||
77 | #define SELECTOR_TI_MASK (1 << 2) | |
78 | #define SELECTOR_RPL_MASK 0x03 | |
79 | ||
80 | #define IOPL_SHIFT 12 | |
81 | ||
039576c0 AK |
82 | #define KVM_PIO_PAGE_OFFSET 1 |
83 | ||
6aa8b732 AK |
84 | /* |
85 | * Address types: | |
86 | * | |
87 | * gva - guest virtual address | |
88 | * gpa - guest physical address | |
89 | * gfn - guest frame number | |
90 | * hva - host virtual address | |
91 | * hpa - host physical address | |
92 | * hfn - host frame number | |
93 | */ | |
94 | ||
95 | typedef unsigned long gva_t; | |
96 | typedef u64 gpa_t; | |
97 | typedef unsigned long gfn_t; | |
98 | ||
99 | typedef unsigned long hva_t; | |
100 | typedef u64 hpa_t; | |
101 | typedef unsigned long hfn_t; | |
102 | ||
cea0f0e7 AK |
103 | #define NR_PTE_CHAIN_ENTRIES 5 |
104 | ||
105 | struct kvm_pte_chain { | |
106 | u64 *parent_ptes[NR_PTE_CHAIN_ENTRIES]; | |
107 | struct hlist_node link; | |
108 | }; | |
109 | ||
110 | /* | |
111 | * kvm_mmu_page_role, below, is defined as: | |
112 | * | |
113 | * bits 0:3 - total guest paging levels (2-4, or zero for real mode) | |
114 | * bits 4:7 - page table level for this shadow (1-4) | |
115 | * bits 8:9 - page table quadrant for 2-level guests | |
116 | * bit 16 - "metaphysical" - gfn is not a real page (huge page/real mode) | |
d28c6cfb | 117 | * bits 17:18 - "access" - the user and writable bits of a huge page pde |
cea0f0e7 AK |
118 | */ |
119 | union kvm_mmu_page_role { | |
120 | unsigned word; | |
121 | struct { | |
122 | unsigned glevels : 4; | |
123 | unsigned level : 4; | |
124 | unsigned quadrant : 2; | |
125 | unsigned pad_for_nice_hex_output : 6; | |
126 | unsigned metaphysical : 1; | |
d28c6cfb | 127 | unsigned hugepage_access : 2; |
cea0f0e7 AK |
128 | }; |
129 | }; | |
130 | ||
6aa8b732 AK |
131 | struct kvm_mmu_page { |
132 | struct list_head link; | |
cea0f0e7 AK |
133 | struct hlist_node hash_link; |
134 | ||
135 | /* | |
136 | * The following two entries are used to key the shadow page in the | |
137 | * hash table. | |
138 | */ | |
139 | gfn_t gfn; | |
140 | union kvm_mmu_page_role role; | |
141 | ||
47ad8e68 | 142 | u64 *spt; |
6aa8b732 AK |
143 | unsigned long slot_bitmap; /* One bit set per slot which has memory |
144 | * in this shadow page. | |
145 | */ | |
cea0f0e7 | 146 | int multimapped; /* More than one parent_pte? */ |
3bb65a22 | 147 | int root_count; /* Currently serving as active root */ |
cea0f0e7 AK |
148 | union { |
149 | u64 *parent_pte; /* !multimapped */ | |
150 | struct hlist_head parent_ptes; /* multimapped, kvm_pte_chain */ | |
151 | }; | |
6aa8b732 AK |
152 | }; |
153 | ||
154 | struct vmcs { | |
155 | u32 revision_id; | |
156 | u32 abort; | |
157 | char data[0]; | |
158 | }; | |
159 | ||
160 | #define vmx_msr_entry kvm_msr_entry | |
161 | ||
162 | struct kvm_vcpu; | |
163 | ||
164 | /* | |
165 | * x86 supports 3 paging modes (4-level 64-bit, 3-level 64-bit, and 2-level | |
166 | * 32-bit). The kvm_mmu structure abstracts the details of the current mmu | |
167 | * mode. | |
168 | */ | |
169 | struct kvm_mmu { | |
170 | void (*new_cr3)(struct kvm_vcpu *vcpu); | |
171 | int (*page_fault)(struct kvm_vcpu *vcpu, gva_t gva, u32 err); | |
6aa8b732 AK |
172 | void (*free)(struct kvm_vcpu *vcpu); |
173 | gpa_t (*gva_to_gpa)(struct kvm_vcpu *vcpu, gva_t gva); | |
174 | hpa_t root_hpa; | |
175 | int root_level; | |
176 | int shadow_root_level; | |
17ac10ad AK |
177 | |
178 | u64 *pae_root; | |
6aa8b732 AK |
179 | }; |
180 | ||
714b93da AK |
181 | #define KVM_NR_MEM_OBJS 20 |
182 | ||
183 | struct kvm_mmu_memory_cache { | |
184 | int nobjs; | |
185 | void *objects[KVM_NR_MEM_OBJS]; | |
186 | }; | |
187 | ||
188 | /* | |
189 | * We don't want allocation failures within the mmu code, so we preallocate | |
190 | * enough memory for a single page fault in a cache. | |
191 | */ | |
6aa8b732 AK |
192 | struct kvm_guest_debug { |
193 | int enabled; | |
194 | unsigned long bp[4]; | |
195 | int singlestep; | |
196 | }; | |
197 | ||
198 | enum { | |
199 | VCPU_REGS_RAX = 0, | |
200 | VCPU_REGS_RCX = 1, | |
201 | VCPU_REGS_RDX = 2, | |
202 | VCPU_REGS_RBX = 3, | |
203 | VCPU_REGS_RSP = 4, | |
204 | VCPU_REGS_RBP = 5, | |
205 | VCPU_REGS_RSI = 6, | |
206 | VCPU_REGS_RDI = 7, | |
05b3e0c2 | 207 | #ifdef CONFIG_X86_64 |
6aa8b732 AK |
208 | VCPU_REGS_R8 = 8, |
209 | VCPU_REGS_R9 = 9, | |
210 | VCPU_REGS_R10 = 10, | |
211 | VCPU_REGS_R11 = 11, | |
212 | VCPU_REGS_R12 = 12, | |
213 | VCPU_REGS_R13 = 13, | |
214 | VCPU_REGS_R14 = 14, | |
215 | VCPU_REGS_R15 = 15, | |
216 | #endif | |
217 | NR_VCPU_REGS | |
218 | }; | |
219 | ||
220 | enum { | |
221 | VCPU_SREG_CS, | |
222 | VCPU_SREG_DS, | |
223 | VCPU_SREG_ES, | |
224 | VCPU_SREG_FS, | |
225 | VCPU_SREG_GS, | |
226 | VCPU_SREG_SS, | |
227 | VCPU_SREG_TR, | |
228 | VCPU_SREG_LDTR, | |
229 | }; | |
230 | ||
039576c0 AK |
231 | struct kvm_pio_request { |
232 | unsigned long count; | |
233 | int cur_count; | |
234 | struct page *guest_pages[2]; | |
235 | unsigned guest_page_offset; | |
236 | int in; | |
237 | int size; | |
238 | int string; | |
239 | int down; | |
240 | int rep; | |
241 | }; | |
242 | ||
1165f5fe AK |
243 | struct kvm_stat { |
244 | u32 pf_fixed; | |
245 | u32 pf_guest; | |
246 | u32 tlb_flush; | |
247 | u32 invlpg; | |
248 | ||
249 | u32 exits; | |
250 | u32 io_exits; | |
251 | u32 mmio_exits; | |
252 | u32 signal_exits; | |
253 | u32 irq_window_exits; | |
254 | u32 halt_exits; | |
255 | u32 request_irq_exits; | |
256 | u32 irq_exits; | |
e6adf283 | 257 | u32 light_exits; |
2cc51560 | 258 | u32 efer_reload; |
1165f5fe AK |
259 | }; |
260 | ||
6aa8b732 AK |
261 | struct kvm_vcpu { |
262 | struct kvm *kvm; | |
263 | union { | |
264 | struct vmcs *vmcs; | |
265 | struct vcpu_svm *svm; | |
266 | }; | |
267 | struct mutex mutex; | |
268 | int cpu; | |
269 | int launched; | |
0cc5064d | 270 | u64 host_tsc; |
9a2bb7f4 | 271 | struct kvm_run *run; |
c1150d8c | 272 | int interrupt_window_open; |
6aa8b732 AK |
273 | unsigned long irq_summary; /* bit vector: 1 per word in irq_pending */ |
274 | #define NR_IRQ_WORDS KVM_IRQ_BITMAP_SIZE(unsigned long) | |
275 | unsigned long irq_pending[NR_IRQ_WORDS]; | |
276 | unsigned long regs[NR_VCPU_REGS]; /* for rsp: vcpu_load_rsp_rip() */ | |
277 | unsigned long rip; /* needs vcpu_load_rsp_rip() */ | |
278 | ||
279 | unsigned long cr0; | |
280 | unsigned long cr2; | |
281 | unsigned long cr3; | |
102d8325 IM |
282 | gpa_t para_state_gpa; |
283 | struct page *para_state_page; | |
284 | gpa_t hypercall_gpa; | |
6aa8b732 AK |
285 | unsigned long cr4; |
286 | unsigned long cr8; | |
1342d353 | 287 | u64 pdptrs[4]; /* pae */ |
6aa8b732 AK |
288 | u64 shadow_efer; |
289 | u64 apic_base; | |
6f00e68f | 290 | u64 ia32_misc_enable_msr; |
6aa8b732 | 291 | int nmsrs; |
a75beee6 | 292 | int save_nmsrs; |
2cc51560 | 293 | int msr_offset_efer; |
a75beee6 ED |
294 | #ifdef CONFIG_X86_64 |
295 | int msr_offset_kernel_gs_base; | |
296 | #endif | |
6aa8b732 AK |
297 | struct vmx_msr_entry *guest_msrs; |
298 | struct vmx_msr_entry *host_msrs; | |
299 | ||
300 | struct list_head free_pages; | |
301 | struct kvm_mmu_page page_header_buf[KVM_NUM_MMU_PAGES]; | |
302 | struct kvm_mmu mmu; | |
303 | ||
714b93da AK |
304 | struct kvm_mmu_memory_cache mmu_pte_chain_cache; |
305 | struct kvm_mmu_memory_cache mmu_rmap_desc_cache; | |
306 | ||
86a5ba02 AK |
307 | gfn_t last_pt_write_gfn; |
308 | int last_pt_write_count; | |
309 | ||
6aa8b732 AK |
310 | struct kvm_guest_debug guest_debug; |
311 | ||
312 | char fx_buf[FX_BUF_SIZE]; | |
313 | char *host_fx_image; | |
314 | char *guest_fx_image; | |
7807fa6c | 315 | int fpu_active; |
7702fd1f | 316 | int guest_fpu_loaded; |
33ed6329 AK |
317 | struct vmx_host_state { |
318 | int loaded; | |
319 | u16 fs_sel, gs_sel, ldt_sel; | |
320 | int fs_gs_ldt_reload_needed; | |
321 | } vmx_host_state; | |
6aa8b732 AK |
322 | |
323 | int mmio_needed; | |
324 | int mmio_read_completed; | |
325 | int mmio_is_write; | |
326 | int mmio_size; | |
327 | unsigned char mmio_data[8]; | |
328 | gpa_t mmio_phys_addr; | |
e7df56e4 | 329 | gva_t mmio_fault_cr2; |
039576c0 AK |
330 | struct kvm_pio_request pio; |
331 | void *pio_data; | |
6aa8b732 | 332 | |
1961d276 AK |
333 | int sigset_active; |
334 | sigset_t sigset; | |
335 | ||
1165f5fe AK |
336 | struct kvm_stat stat; |
337 | ||
6aa8b732 AK |
338 | struct { |
339 | int active; | |
340 | u8 save_iopl; | |
341 | struct kvm_save_segment { | |
342 | u16 selector; | |
343 | unsigned long base; | |
344 | u32 limit; | |
345 | u32 ar; | |
346 | } tr, es, ds, fs, gs; | |
347 | } rmode; | |
06465c5a AK |
348 | |
349 | int cpuid_nent; | |
350 | struct kvm_cpuid_entry cpuid_entries[KVM_MAX_CPUID_ENTRIES]; | |
6aa8b732 AK |
351 | }; |
352 | ||
e8207547 AK |
353 | struct kvm_mem_alias { |
354 | gfn_t base_gfn; | |
355 | unsigned long npages; | |
356 | gfn_t target_gfn; | |
357 | }; | |
358 | ||
6aa8b732 AK |
359 | struct kvm_memory_slot { |
360 | gfn_t base_gfn; | |
361 | unsigned long npages; | |
362 | unsigned long flags; | |
363 | struct page **phys_mem; | |
364 | unsigned long *dirty_bitmap; | |
365 | }; | |
366 | ||
367 | struct kvm { | |
368 | spinlock_t lock; /* protects everything except vcpus */ | |
e8207547 AK |
369 | int naliases; |
370 | struct kvm_mem_alias aliases[KVM_ALIAS_SLOTS]; | |
6aa8b732 AK |
371 | int nmemslots; |
372 | struct kvm_memory_slot memslots[KVM_MEMORY_SLOTS]; | |
cea0f0e7 AK |
373 | /* |
374 | * Hash table of struct kvm_mmu_page. | |
375 | */ | |
6aa8b732 | 376 | struct list_head active_mmu_pages; |
ebeace86 | 377 | int n_free_mmu_pages; |
cea0f0e7 | 378 | struct hlist_head mmu_page_hash[KVM_NUM_MMU_PAGES]; |
6aa8b732 AK |
379 | struct kvm_vcpu vcpus[KVM_MAX_VCPUS]; |
380 | int memory_config_version; | |
381 | int busy; | |
cd4a4e53 | 382 | unsigned long rmap_overflow; |
133de902 | 383 | struct list_head vm_list; |
bccf2150 | 384 | struct file *filp; |
6aa8b732 AK |
385 | }; |
386 | ||
6aa8b732 AK |
387 | struct descriptor_table { |
388 | u16 limit; | |
389 | unsigned long base; | |
390 | } __attribute__((packed)); | |
391 | ||
392 | struct kvm_arch_ops { | |
393 | int (*cpu_has_kvm_support)(void); /* __init */ | |
394 | int (*disabled_by_bios)(void); /* __init */ | |
395 | void (*hardware_enable)(void *dummy); /* __init */ | |
396 | void (*hardware_disable)(void *dummy); | |
397 | int (*hardware_setup)(void); /* __init */ | |
398 | void (*hardware_unsetup)(void); /* __exit */ | |
399 | ||
400 | int (*vcpu_create)(struct kvm_vcpu *vcpu); | |
401 | void (*vcpu_free)(struct kvm_vcpu *vcpu); | |
402 | ||
bccf2150 | 403 | void (*vcpu_load)(struct kvm_vcpu *vcpu); |
6aa8b732 | 404 | void (*vcpu_put)(struct kvm_vcpu *vcpu); |
774c47f1 | 405 | void (*vcpu_decache)(struct kvm_vcpu *vcpu); |
6aa8b732 AK |
406 | |
407 | int (*set_guest_debug)(struct kvm_vcpu *vcpu, | |
408 | struct kvm_debug_guest *dbg); | |
409 | int (*get_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 *pdata); | |
410 | int (*set_msr)(struct kvm_vcpu *vcpu, u32 msr_index, u64 data); | |
411 | u64 (*get_segment_base)(struct kvm_vcpu *vcpu, int seg); | |
412 | void (*get_segment)(struct kvm_vcpu *vcpu, | |
413 | struct kvm_segment *var, int seg); | |
414 | void (*set_segment)(struct kvm_vcpu *vcpu, | |
415 | struct kvm_segment *var, int seg); | |
6aa8b732 | 416 | void (*get_cs_db_l_bits)(struct kvm_vcpu *vcpu, int *db, int *l); |
25c4c276 | 417 | void (*decache_cr4_guest_bits)(struct kvm_vcpu *vcpu); |
6aa8b732 | 418 | void (*set_cr0)(struct kvm_vcpu *vcpu, unsigned long cr0); |
6aa8b732 AK |
419 | void (*set_cr3)(struct kvm_vcpu *vcpu, unsigned long cr3); |
420 | void (*set_cr4)(struct kvm_vcpu *vcpu, unsigned long cr4); | |
421 | void (*set_efer)(struct kvm_vcpu *vcpu, u64 efer); | |
422 | void (*get_idt)(struct kvm_vcpu *vcpu, struct descriptor_table *dt); | |
423 | void (*set_idt)(struct kvm_vcpu *vcpu, struct descriptor_table *dt); | |
424 | void (*get_gdt)(struct kvm_vcpu *vcpu, struct descriptor_table *dt); | |
425 | void (*set_gdt)(struct kvm_vcpu *vcpu, struct descriptor_table *dt); | |
426 | unsigned long (*get_dr)(struct kvm_vcpu *vcpu, int dr); | |
427 | void (*set_dr)(struct kvm_vcpu *vcpu, int dr, unsigned long value, | |
428 | int *exception); | |
429 | void (*cache_regs)(struct kvm_vcpu *vcpu); | |
430 | void (*decache_regs)(struct kvm_vcpu *vcpu); | |
431 | unsigned long (*get_rflags)(struct kvm_vcpu *vcpu); | |
432 | void (*set_rflags)(struct kvm_vcpu *vcpu, unsigned long rflags); | |
433 | ||
434 | void (*invlpg)(struct kvm_vcpu *vcpu, gva_t addr); | |
435 | void (*tlb_flush)(struct kvm_vcpu *vcpu); | |
436 | void (*inject_page_fault)(struct kvm_vcpu *vcpu, | |
437 | unsigned long addr, u32 err_code); | |
438 | ||
439 | void (*inject_gp)(struct kvm_vcpu *vcpu, unsigned err_code); | |
440 | ||
441 | int (*run)(struct kvm_vcpu *vcpu, struct kvm_run *run); | |
442 | int (*vcpu_setup)(struct kvm_vcpu *vcpu); | |
443 | void (*skip_emulated_instruction)(struct kvm_vcpu *vcpu); | |
102d8325 IM |
444 | void (*patch_hypercall)(struct kvm_vcpu *vcpu, |
445 | unsigned char *hypercall_addr); | |
6aa8b732 AK |
446 | }; |
447 | ||
6aa8b732 AK |
448 | extern struct kvm_arch_ops *kvm_arch_ops; |
449 | ||
450 | #define kvm_printf(kvm, fmt ...) printk(KERN_DEBUG fmt) | |
451 | #define vcpu_printf(vcpu, fmt...) kvm_printf(vcpu->kvm, fmt) | |
452 | ||
453 | int kvm_init_arch(struct kvm_arch_ops *ops, struct module *module); | |
454 | void kvm_exit_arch(void); | |
455 | ||
b5a33a75 AK |
456 | int kvm_mmu_module_init(void); |
457 | void kvm_mmu_module_exit(void); | |
458 | ||
6aa8b732 | 459 | void kvm_mmu_destroy(struct kvm_vcpu *vcpu); |
8018c27b IM |
460 | int kvm_mmu_create(struct kvm_vcpu *vcpu); |
461 | int kvm_mmu_setup(struct kvm_vcpu *vcpu); | |
6aa8b732 AK |
462 | |
463 | int kvm_mmu_reset_context(struct kvm_vcpu *vcpu); | |
714b93da | 464 | void kvm_mmu_slot_remove_write_access(struct kvm_vcpu *vcpu, int slot); |
e0fa826f | 465 | void kvm_mmu_zap_all(struct kvm_vcpu *vcpu); |
6aa8b732 AK |
466 | |
467 | hpa_t gpa_to_hpa(struct kvm_vcpu *vcpu, gpa_t gpa); | |
468 | #define HPA_MSB ((sizeof(hpa_t) * 8) - 1) | |
469 | #define HPA_ERR_MASK ((hpa_t)1 << HPA_MSB) | |
470 | static inline int is_error_hpa(hpa_t hpa) { return hpa >> HPA_MSB; } | |
471 | hpa_t gva_to_hpa(struct kvm_vcpu *vcpu, gva_t gva); | |
039576c0 | 472 | struct page *gva_to_page(struct kvm_vcpu *vcpu, gva_t gva); |
6aa8b732 AK |
473 | |
474 | void kvm_emulator_want_group7_invlpg(void); | |
475 | ||
476 | extern hpa_t bad_page_address; | |
477 | ||
954bbbc2 | 478 | struct page *gfn_to_page(struct kvm *kvm, gfn_t gfn); |
6aa8b732 AK |
479 | struct kvm_memory_slot *gfn_to_memslot(struct kvm *kvm, gfn_t gfn); |
480 | void mark_page_dirty(struct kvm *kvm, gfn_t gfn); | |
481 | ||
482 | enum emulation_result { | |
483 | EMULATE_DONE, /* no further processing */ | |
484 | EMULATE_DO_MMIO, /* kvm_run filled with mmio request */ | |
485 | EMULATE_FAIL, /* can't emulate this instruction */ | |
486 | }; | |
487 | ||
488 | int emulate_instruction(struct kvm_vcpu *vcpu, struct kvm_run *run, | |
489 | unsigned long cr2, u16 error_code); | |
490 | void realmode_lgdt(struct kvm_vcpu *vcpu, u16 size, unsigned long address); | |
491 | void realmode_lidt(struct kvm_vcpu *vcpu, u16 size, unsigned long address); | |
492 | void realmode_lmsw(struct kvm_vcpu *vcpu, unsigned long msw, | |
493 | unsigned long *rflags); | |
494 | ||
495 | unsigned long realmode_get_cr(struct kvm_vcpu *vcpu, int cr); | |
496 | void realmode_set_cr(struct kvm_vcpu *vcpu, int cr, unsigned long value, | |
497 | unsigned long *rflags); | |
498 | ||
499 | struct x86_emulate_ctxt; | |
500 | ||
039576c0 AK |
501 | int kvm_setup_pio(struct kvm_vcpu *vcpu, struct kvm_run *run, int in, |
502 | int size, unsigned long count, int string, int down, | |
503 | gva_t address, int rep, unsigned port); | |
06465c5a | 504 | void kvm_emulate_cpuid(struct kvm_vcpu *vcpu); |
6aa8b732 AK |
505 | int emulate_invlpg(struct kvm_vcpu *vcpu, gva_t address); |
506 | int emulate_clts(struct kvm_vcpu *vcpu); | |
507 | int emulator_get_dr(struct x86_emulate_ctxt* ctxt, int dr, | |
508 | unsigned long *dest); | |
509 | int emulator_set_dr(struct x86_emulate_ctxt *ctxt, int dr, | |
510 | unsigned long value); | |
511 | ||
512 | void set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0); | |
513 | void set_cr3(struct kvm_vcpu *vcpu, unsigned long cr0); | |
514 | void set_cr4(struct kvm_vcpu *vcpu, unsigned long cr0); | |
515 | void set_cr8(struct kvm_vcpu *vcpu, unsigned long cr0); | |
516 | void lmsw(struct kvm_vcpu *vcpu, unsigned long msw); | |
517 | ||
3bab1f5d AK |
518 | int kvm_get_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata); |
519 | int kvm_set_msr_common(struct kvm_vcpu *vcpu, u32 msr, u64 data); | |
6aa8b732 AK |
520 | |
521 | void fx_init(struct kvm_vcpu *vcpu); | |
522 | ||
523 | void load_msrs(struct vmx_msr_entry *e, int n); | |
524 | void save_msrs(struct vmx_msr_entry *e, int n); | |
525 | void kvm_resched(struct kvm_vcpu *vcpu); | |
7702fd1f AK |
526 | void kvm_load_guest_fpu(struct kvm_vcpu *vcpu); |
527 | void kvm_put_guest_fpu(struct kvm_vcpu *vcpu); | |
6aa8b732 AK |
528 | |
529 | int kvm_read_guest(struct kvm_vcpu *vcpu, | |
530 | gva_t addr, | |
531 | unsigned long size, | |
532 | void *dest); | |
533 | ||
534 | int kvm_write_guest(struct kvm_vcpu *vcpu, | |
535 | gva_t addr, | |
536 | unsigned long size, | |
537 | void *data); | |
538 | ||
539 | unsigned long segment_base(u16 selector); | |
540 | ||
09072daf AK |
541 | void kvm_mmu_pte_write(struct kvm_vcpu *vcpu, gpa_t gpa, |
542 | const u8 *old, const u8 *new, int bytes); | |
a436036b | 543 | int kvm_mmu_unprotect_page_virt(struct kvm_vcpu *vcpu, gva_t gva); |
ebeace86 AK |
544 | void kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu); |
545 | ||
270fd9b9 AK |
546 | int kvm_hypercall(struct kvm_vcpu *vcpu, struct kvm_run *run); |
547 | ||
ebeace86 AK |
548 | static inline int kvm_mmu_page_fault(struct kvm_vcpu *vcpu, gva_t gva, |
549 | u32 error_code) | |
550 | { | |
551 | if (unlikely(vcpu->kvm->n_free_mmu_pages < KVM_MIN_FREE_MMU_PAGES)) | |
552 | kvm_mmu_free_some_pages(vcpu); | |
553 | return vcpu->mmu.page_fault(vcpu, gva, error_code); | |
554 | } | |
da4a00f0 | 555 | |
a9058ecd AK |
556 | static inline int is_long_mode(struct kvm_vcpu *vcpu) |
557 | { | |
558 | #ifdef CONFIG_X86_64 | |
559 | return vcpu->shadow_efer & EFER_LME; | |
560 | #else | |
561 | return 0; | |
562 | #endif | |
563 | } | |
564 | ||
6aa8b732 AK |
565 | static inline int is_pae(struct kvm_vcpu *vcpu) |
566 | { | |
567 | return vcpu->cr4 & CR4_PAE_MASK; | |
568 | } | |
569 | ||
570 | static inline int is_pse(struct kvm_vcpu *vcpu) | |
571 | { | |
572 | return vcpu->cr4 & CR4_PSE_MASK; | |
573 | } | |
574 | ||
575 | static inline int is_paging(struct kvm_vcpu *vcpu) | |
576 | { | |
577 | return vcpu->cr0 & CR0_PG_MASK; | |
578 | } | |
579 | ||
580 | static inline int memslot_id(struct kvm *kvm, struct kvm_memory_slot *slot) | |
581 | { | |
582 | return slot - kvm->memslots; | |
583 | } | |
584 | ||
585 | static inline struct kvm_mmu_page *page_header(hpa_t shadow_page) | |
586 | { | |
587 | struct page *page = pfn_to_page(shadow_page >> PAGE_SHIFT); | |
588 | ||
5972e953 | 589 | return (struct kvm_mmu_page *)page_private(page); |
6aa8b732 AK |
590 | } |
591 | ||
592 | static inline u16 read_fs(void) | |
593 | { | |
594 | u16 seg; | |
595 | asm ("mov %%fs, %0" : "=g"(seg)); | |
596 | return seg; | |
597 | } | |
598 | ||
599 | static inline u16 read_gs(void) | |
600 | { | |
601 | u16 seg; | |
602 | asm ("mov %%gs, %0" : "=g"(seg)); | |
603 | return seg; | |
604 | } | |
605 | ||
606 | static inline u16 read_ldt(void) | |
607 | { | |
608 | u16 ldt; | |
609 | asm ("sldt %0" : "=g"(ldt)); | |
610 | return ldt; | |
611 | } | |
612 | ||
613 | static inline void load_fs(u16 sel) | |
614 | { | |
615 | asm ("mov %0, %%fs" : : "rm"(sel)); | |
616 | } | |
617 | ||
618 | static inline void load_gs(u16 sel) | |
619 | { | |
620 | asm ("mov %0, %%gs" : : "rm"(sel)); | |
621 | } | |
622 | ||
623 | #ifndef load_ldt | |
624 | static inline void load_ldt(u16 sel) | |
625 | { | |
a0610ddf | 626 | asm ("lldt %0" : : "rm"(sel)); |
6aa8b732 AK |
627 | } |
628 | #endif | |
629 | ||
630 | static inline void get_idt(struct descriptor_table *table) | |
631 | { | |
632 | asm ("sidt %0" : "=m"(*table)); | |
633 | } | |
634 | ||
635 | static inline void get_gdt(struct descriptor_table *table) | |
636 | { | |
637 | asm ("sgdt %0" : "=m"(*table)); | |
638 | } | |
639 | ||
640 | static inline unsigned long read_tr_base(void) | |
641 | { | |
642 | u16 tr; | |
643 | asm ("str %0" : "=g"(tr)); | |
644 | return segment_base(tr); | |
645 | } | |
646 | ||
05b3e0c2 | 647 | #ifdef CONFIG_X86_64 |
6aa8b732 AK |
648 | static inline unsigned long read_msr(unsigned long msr) |
649 | { | |
650 | u64 value; | |
651 | ||
652 | rdmsrl(msr, value); | |
653 | return value; | |
654 | } | |
655 | #endif | |
656 | ||
657 | static inline void fx_save(void *image) | |
658 | { | |
659 | asm ("fxsave (%0)":: "r" (image)); | |
660 | } | |
661 | ||
662 | static inline void fx_restore(void *image) | |
663 | { | |
664 | asm ("fxrstor (%0)":: "r" (image)); | |
665 | } | |
666 | ||
667 | static inline void fpu_init(void) | |
668 | { | |
669 | asm ("finit"); | |
670 | } | |
671 | ||
672 | static inline u32 get_rdx_init_val(void) | |
673 | { | |
674 | return 0x600; /* P6 family */ | |
675 | } | |
676 | ||
677 | #define ASM_VMX_VMCLEAR_RAX ".byte 0x66, 0x0f, 0xc7, 0x30" | |
678 | #define ASM_VMX_VMLAUNCH ".byte 0x0f, 0x01, 0xc2" | |
679 | #define ASM_VMX_VMRESUME ".byte 0x0f, 0x01, 0xc3" | |
680 | #define ASM_VMX_VMPTRLD_RAX ".byte 0x0f, 0xc7, 0x30" | |
681 | #define ASM_VMX_VMREAD_RDX_RAX ".byte 0x0f, 0x78, 0xd0" | |
682 | #define ASM_VMX_VMWRITE_RAX_RDX ".byte 0x0f, 0x79, 0xd0" | |
683 | #define ASM_VMX_VMWRITE_RSP_RDX ".byte 0x0f, 0x79, 0xd4" | |
684 | #define ASM_VMX_VMXOFF ".byte 0x0f, 0x01, 0xc4" | |
685 | #define ASM_VMX_VMXON_RAX ".byte 0xf3, 0x0f, 0xc7, 0x30" | |
686 | ||
687 | #define MSR_IA32_TIME_STAMP_COUNTER 0x010 | |
688 | ||
689 | #define TSS_IOPB_BASE_OFFSET 0x66 | |
690 | #define TSS_BASE_SIZE 0x68 | |
691 | #define TSS_IOPB_SIZE (65536 / 8) | |
692 | #define TSS_REDIRECTION_SIZE (256 / 8) | |
693 | #define RMODE_TSS_SIZE (TSS_BASE_SIZE + TSS_REDIRECTION_SIZE + TSS_IOPB_SIZE + 1) | |
694 | ||
6aa8b732 | 695 | #endif |