projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'for-linus' of git://git390.osdl.marist.edu/pub/scm/linux-2.6
[linux-2.6-block.git] / drivers / infiniband / hw / mlx4 / qp.c
CommitLineData
225c7b1f
RD		 1/*
2 * Copyright (c) 2007 Cisco Systems, Inc. All rights reserved.
51a379d0 3 * Copyright (c) 2007, 2008 Mellanox Technologies. All rights reserved.
225c7b1f
RD		 4 *
5 * This software is available to you under a choice of one of two
6 * licenses. You may choose to be licensed under the terms of the GNU
7 * General Public License (GPL) Version 2, available from the file
8 * COPYING in the main directory of this source tree, or the
9 * OpenIB.org BSD license below:
10 *
11 * Redistribution and use in source and binary forms, with or
12 * without modification, are permitted provided that the following
13 * conditions are met:
14 *
15 * - Redistributions of source code must retain the above
16 * copyright notice, this list of conditions and the following
17 * disclaimer.
18 *
19 * - Redistributions in binary form must reproduce the above
20 * copyright notice, this list of conditions and the following
21 * disclaimer in the documentation and/or other materials
22 * provided with the distribution.
23 *
24 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
25 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
26 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
27 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
28 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
29 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
30 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
31 * SOFTWARE.
32 */
33
ea54b10c
JM		 34#include <linux/log2.h>
35
225c7b1f
RD		 36#include <rdma/ib_cache.h>
37#include <rdma/ib_pack.h>
38
39#include <linux/mlx4/qp.h>
40
41#include "mlx4_ib.h"
42#include "user.h"
43
44enum {
45 MLX4_IB_ACK_REQ_FREQ = 8,
46};
47
48enum {
49 MLX4_IB_DEFAULT_SCHED_QUEUE = 0x83,
50 MLX4_IB_DEFAULT_QP0_SCHED_QUEUE = 0x3f
51};
52
53enum {
54 /*
55 * Largest possible UD header: send with GRH and immediate data.
56 */
57 MLX4_IB_UD_HEADER_SIZE = 72
58};
59
60struct mlx4_ib_sqp {
61 struct mlx4_ib_qp qp;
62 int pkey_index;
63 u32 qkey;
64 u32 send_psn;
65 struct ib_ud_header ud_header;
66 u8 header_buf[MLX4_IB_UD_HEADER_SIZE];
67};
68
83904132
JM		 69enum {
70 MLX4_IB_MIN_SQ_STRIDE = 6
71};
72
225c7b1f
RD		 73static const __be32 mlx4_ib_opcode[] = {
74 [IB_WR_SEND] = __constant_cpu_to_be32(MLX4_OPCODE_SEND),
b832be1e 75 [IB_WR_LSO] = __constant_cpu_to_be32(MLX4_OPCODE_LSO),
225c7b1f
RD		 76 [IB_WR_SEND_WITH_IMM] = __constant_cpu_to_be32(MLX4_OPCODE_SEND_IMM),
77 [IB_WR_RDMA_WRITE] = __constant_cpu_to_be32(MLX4_OPCODE_RDMA_WRITE),
78 [IB_WR_RDMA_WRITE_WITH_IMM] = __constant_cpu_to_be32(MLX4_OPCODE_RDMA_WRITE_IMM),
79 [IB_WR_RDMA_READ] = __constant_cpu_to_be32(MLX4_OPCODE_RDMA_READ),
80 [IB_WR_ATOMIC_CMP_AND_SWP] = __constant_cpu_to_be32(MLX4_OPCODE_ATOMIC_CS),
81 [IB_WR_ATOMIC_FETCH_AND_ADD] = __constant_cpu_to_be32(MLX4_OPCODE_ATOMIC_FA),
95d04f07
RD		 82 [IB_WR_SEND_WITH_INV] = __constant_cpu_to_be32(MLX4_OPCODE_SEND_INVAL),
83 [IB_WR_LOCAL_INV] = __constant_cpu_to_be32(MLX4_OPCODE_LOCAL_INVAL),
84 [IB_WR_FAST_REG_MR] = __constant_cpu_to_be32(MLX4_OPCODE_FMR),
225c7b1f
RD		 85};
86
87static struct mlx4_ib_sqp *to_msqp(struct mlx4_ib_qp *mqp)
88{
89 return container_of(mqp, struct mlx4_ib_sqp, qp);
90}
91
92static int is_sqp(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp)
93{
94 return qp->mqp.qpn >= dev->dev->caps.sqp_start &&
95 qp->mqp.qpn <= dev->dev->caps.sqp_start + 3;
96}
97
98static int is_qp0(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp)
99{
100 return qp->mqp.qpn >= dev->dev->caps.sqp_start &&
101 qp->mqp.qpn <= dev->dev->caps.sqp_start + 1;
102}
103
104static void *get_wqe(struct mlx4_ib_qp *qp, int offset)
105{
1c69fc2a 106 return mlx4_buf_offset(&qp->buf, offset);
225c7b1f
RD		 107}
108
109static void *get_recv_wqe(struct mlx4_ib_qp *qp, int n)
110{
111 return get_wqe(qp, qp->rq.offset + (n << qp->rq.wqe_shift));
112}
113
114static void *get_send_wqe(struct mlx4_ib_qp *qp, int n)
115{
116 return get_wqe(qp, qp->sq.offset + (n << qp->sq.wqe_shift));
117}
118
0e6e7416
RD		 119/*
120 * Stamp a SQ WQE so that it is invalid if prefetched by marking the
ea54b10c
JM		 121 * first four bytes of every 64 byte chunk with
122 * 0x7FFFFFF | (invalid_ownership_value << 31).
123 *
124 * When the max work request size is less than or equal to the WQE
125 * basic block size, as an optimization, we can stamp all WQEs with
126 * 0xffffffff, and skip the very first chunk of each WQE.
0e6e7416 127 */
ea54b10c 128static void stamp_send_wqe(struct mlx4_ib_qp *qp, int n, int size)
0e6e7416 129{
d2ae16d5 130 __be32 *wqe;
0e6e7416 131 int i;
ea54b10c
JM		 132 int s;
133 int ind;
134 void *buf;
135 __be32 stamp;
9670e553 136 struct mlx4_wqe_ctrl_seg *ctrl;
ea54b10c 137
ea54b10c 138 if (qp->sq_max_wqes_per_wr > 1) {
9670e553 139 s = roundup(size, 1U << qp->sq.wqe_shift);
ea54b10c
JM		 140 for (i = 0; i < s; i += 64) {
141 ind = (i >> qp->sq.wqe_shift) + n;
142 stamp = ind & qp->sq.wqe_cnt ? cpu_to_be32(0x7fffffff) :
143 cpu_to_be32(0xffffffff);
144 buf = get_send_wqe(qp, ind & (qp->sq.wqe_cnt - 1));
145 wqe = buf + (i & ((1 << qp->sq.wqe_shift) - 1));
146 *wqe = stamp;
147 }
148 } else {
9670e553
EC		 149 ctrl = buf = get_send_wqe(qp, n & (qp->sq.wqe_cnt - 1));
150 s = (ctrl->fence_size & 0x3f) << 4;
ea54b10c
JM		 151 for (i = 64; i < s; i += 64) {
152 wqe = buf + i;
d2ae16d5 153 *wqe = cpu_to_be32(0xffffffff);
ea54b10c
JM		 154 }
155 }
156}
157
158static void post_nop_wqe(struct mlx4_ib_qp *qp, int n, int size)
159{
160 struct mlx4_wqe_ctrl_seg *ctrl;
161 struct mlx4_wqe_inline_seg *inl;
162 void *wqe;
163 int s;
164
165 ctrl = wqe = get_send_wqe(qp, n & (qp->sq.wqe_cnt - 1));
166 s = sizeof(struct mlx4_wqe_ctrl_seg);
167
168 if (qp->ibqp.qp_type == IB_QPT_UD) {
169 struct mlx4_wqe_datagram_seg *dgram = wqe + sizeof *ctrl;
170 struct mlx4_av *av = (struct mlx4_av *)dgram->av;
171 memset(dgram, 0, sizeof *dgram);
172 av->port_pd = cpu_to_be32((qp->port << 24) | to_mpd(qp->ibqp.pd)->pdn);
173 s += sizeof(struct mlx4_wqe_datagram_seg);
174 }
175
176 /* Pad the remainder of the WQE with an inline data segment. */
177 if (size > s) {
178 inl = wqe + s;
179 inl->byte_count = cpu_to_be32(1 << 31 | (size - s - sizeof *inl));
180 }
181 ctrl->srcrb_flags = 0;
182 ctrl->fence_size = size / 16;
183 /*
184 * Make sure descriptor is fully written before setting ownership bit
185 * (because HW can start executing as soon as we do).
186 */
187 wmb();
188
189 ctrl->owner_opcode = cpu_to_be32(MLX4_OPCODE_NOP | MLX4_WQE_CTRL_NEC) |
190 (n & qp->sq.wqe_cnt ? cpu_to_be32(1 << 31) : 0);
0e6e7416 191
ea54b10c
JM		 192 stamp_send_wqe(qp, n + qp->sq_spare_wqes, size);
193}
194
195/* Post NOP WQE to prevent wrap-around in the middle of WR */
196static inline unsigned pad_wraparound(struct mlx4_ib_qp *qp, int ind)
197{
198 unsigned s = qp->sq.wqe_cnt - (ind & (qp->sq.wqe_cnt - 1));
199 if (unlikely(s < qp->sq_max_wqes_per_wr)) {
200 post_nop_wqe(qp, ind, s << qp->sq.wqe_shift);
201 ind += s;
202 }
203 return ind;
0e6e7416
RD		 204}
205
225c7b1f
RD		 206static void mlx4_ib_qp_event(struct mlx4_qp *qp, enum mlx4_event type)
207{
208 struct ib_event event;
209 struct ib_qp *ibqp = &to_mibqp(qp)->ibqp;
210
211 if (type == MLX4_EVENT_TYPE_PATH_MIG)
212 to_mibqp(qp)->port = to_mibqp(qp)->alt_port;
213
214 if (ibqp->event_handler) {
215 event.device = ibqp->device;
216 event.element.qp = ibqp;
217 switch (type) {
218 case MLX4_EVENT_TYPE_PATH_MIG:
219 event.event = IB_EVENT_PATH_MIG;
220 break;
221 case MLX4_EVENT_TYPE_COMM_EST:
222 event.event = IB_EVENT_COMM_EST;
223 break;
224 case MLX4_EVENT_TYPE_SQ_DRAINED:
225 event.event = IB_EVENT_SQ_DRAINED;
226 break;
227 case MLX4_EVENT_TYPE_SRQ_QP_LAST_WQE:
228 event.event = IB_EVENT_QP_LAST_WQE_REACHED;
229 break;
230 case MLX4_EVENT_TYPE_WQ_CATAS_ERROR:
231 event.event = IB_EVENT_QP_FATAL;
232 break;
233 case MLX4_EVENT_TYPE_PATH_MIG_FAILED:
234 event.event = IB_EVENT_PATH_MIG_ERR;
235 break;
236 case MLX4_EVENT_TYPE_WQ_INVAL_REQ_ERROR:
237 event.event = IB_EVENT_QP_REQ_ERR;
238 break;
239 case MLX4_EVENT_TYPE_WQ_ACCESS_ERROR:
240 event.event = IB_EVENT_QP_ACCESS_ERR;
241 break;
242 default:
243 printk(KERN_WARNING "mlx4_ib: Unexpected event type %d "
244 "on QP %06x\n", type, qp->qpn);
245 return;
246 }
247
248 ibqp->event_handler(&event, ibqp->qp_context);
249 }
250}
251
b832be1e 252static int send_wqe_overhead(enum ib_qp_type type, u32 flags)
225c7b1f
RD		 253{
254 /*
255 * UD WQEs must have a datagram segment.
256 * RC and UC WQEs might have a remote address segment.
257 * MLX WQEs need two extra inline data segments (for the UD
258 * header and space for the ICRC).
259 */
260 switch (type) {
261 case IB_QPT_UD:
262 return sizeof (struct mlx4_wqe_ctrl_seg) +
b832be1e
EC		 263 sizeof (struct mlx4_wqe_datagram_seg) +
264 ((flags & MLX4_IB_QP_LSO) ? 64 : 0);
225c7b1f
RD		 265 case IB_QPT_UC:
266 return sizeof (struct mlx4_wqe_ctrl_seg) +
267 sizeof (struct mlx4_wqe_raddr_seg);
268 case IB_QPT_RC:
269 return sizeof (struct mlx4_wqe_ctrl_seg) +
270 sizeof (struct mlx4_wqe_atomic_seg) +
271 sizeof (struct mlx4_wqe_raddr_seg);
272 case IB_QPT_SMI:
273 case IB_QPT_GSI:
274 return sizeof (struct mlx4_wqe_ctrl_seg) +
275 ALIGN(MLX4_IB_UD_HEADER_SIZE +
e61ef241
RD		 276 DIV_ROUND_UP(MLX4_IB_UD_HEADER_SIZE,
277 MLX4_INLINE_ALIGN) *
225c7b1f
RD		 278 sizeof (struct mlx4_wqe_inline_seg),
279 sizeof (struct mlx4_wqe_data_seg)) +
280 ALIGN(4 +
281 sizeof (struct mlx4_wqe_inline_seg),
282 sizeof (struct mlx4_wqe_data_seg));
283 default:
284 return sizeof (struct mlx4_wqe_ctrl_seg);
285 }
286}
287
2446304d 288static int set_rq_size(struct mlx4_ib_dev *dev, struct ib_qp_cap *cap,
a4cd7ed8 289 int is_user, int has_srq, struct mlx4_ib_qp *qp)
225c7b1f 290{
2446304d
EC		 291 /* Sanity check RQ size before proceeding */
292 if (cap->max_recv_wr > dev->dev->caps.max_wqes ||
293 cap->max_recv_sge > dev->dev->caps.max_rq_sg)
294 return -EINVAL;
295
a4cd7ed8
RD		 296 if (has_srq) {
297 /* QPs attached to an SRQ should have no RQ */
298 if (cap->max_recv_wr)
299 return -EINVAL;
2446304d 300
0e6e7416 301 qp->rq.wqe_cnt = qp->rq.max_gs = 0;
a4cd7ed8
RD		 302 } else {
303 /* HW requires >= 1 RQ entry with >= 1 gather entry */
304 if (is_user && (!cap->max_recv_wr || !cap->max_recv_sge))
305 return -EINVAL;
306
0e6e7416 307 qp->rq.wqe_cnt = roundup_pow_of_two(max(1U, cap->max_recv_wr));
42c059ea 308 qp->rq.max_gs = roundup_pow_of_two(max(1U, cap->max_recv_sge));
a4cd7ed8
RD		 309 qp->rq.wqe_shift = ilog2(qp->rq.max_gs * sizeof (struct mlx4_wqe_data_seg));
310 }
2446304d 311
0e6e7416 312 cap->max_recv_wr = qp->rq.max_post = qp->rq.wqe_cnt;
2446304d
EC		 313 cap->max_recv_sge = qp->rq.max_gs;
314
315 return 0;
316}
317
318static int set_kernel_sq_size(struct mlx4_ib_dev *dev, struct ib_qp_cap *cap,
319 enum ib_qp_type type, struct mlx4_ib_qp *qp)
320{
ea54b10c
JM		 321 int s;
322
2446304d 323 /* Sanity check SQ size before proceeding */
225c7b1f 324 if (cap->max_send_wr > dev->dev->caps.max_wqes ||
225c7b1f 325 cap->max_send_sge > dev->dev->caps.max_sq_sg ||
b832be1e 326 cap->max_inline_data + send_wqe_overhead(type, qp->flags) +
225c7b1f
RD		 327 sizeof (struct mlx4_wqe_inline_seg) > dev->dev->caps.max_sq_desc_sz)
328 return -EINVAL;
329
330 /*
331 * For MLX transport we need 2 extra S/G entries:
332 * one for the header and one for the checksum at the end
333 */
334 if ((type == IB_QPT_SMI || type == IB_QPT_GSI) &&
335 cap->max_send_sge + 2 > dev->dev->caps.max_sq_sg)
336 return -EINVAL;
337
ea54b10c
JM		 338 s = max(cap->max_send_sge * sizeof (struct mlx4_wqe_data_seg),
339 cap->max_inline_data + sizeof (struct mlx4_wqe_inline_seg)) +
b832be1e 340 send_wqe_overhead(type, qp->flags);
225c7b1f 341
cd155c1c
RD		 342 if (s > dev->dev->caps.max_sq_desc_sz)
343 return -EINVAL;
344
0e6e7416 345 /*
ea54b10c
JM		 346 * Hermon supports shrinking WQEs, such that a single work
347 * request can include multiple units of 1 << wqe_shift. This
348 * way, work requests can differ in size, and do not have to
349 * be a power of 2 in size, saving memory and speeding up send
350 * WR posting. Unfortunately, if we do this then the
351 * wqe_index field in CQEs can't be used to look up the WR ID
352 * anymore, so we do this only if selective signaling is off.
353 *
354 * Further, on 32-bit platforms, we can't use vmap() to make
355 * the QP buffer virtually contigious. Thus we have to use
356 * constant-sized WRs to make sure a WR is always fully within
357 * a single page-sized chunk.
358 *
359 * Finally, we use NOP work requests to pad the end of the
360 * work queue, to avoid wrap-around in the middle of WR. We
361 * set NEC bit to avoid getting completions with error for
362 * these NOP WRs, but since NEC is only supported starting
363 * with firmware 2.2.232, we use constant-sized WRs for older
364 * firmware.
365 *
366 * And, since MLX QPs only support SEND, we use constant-sized
367 * WRs in this case.
368 *
369 * We look for the smallest value of wqe_shift such that the
370 * resulting number of wqes does not exceed device
371 * capabilities.
372 *
373 * We set WQE size to at least 64 bytes, this way stamping
374 * invalidates each WQE.
0e6e7416 375 */
ea54b10c
JM		 376 if (dev->dev->caps.fw_ver >= MLX4_FW_VER_WQE_CTRL_NEC &&
377 qp->sq_signal_bits && BITS_PER_LONG == 64 &&
378 type != IB_QPT_SMI && type != IB_QPT_GSI)
379 qp->sq.wqe_shift = ilog2(64);
380 else
381 qp->sq.wqe_shift = ilog2(roundup_pow_of_two(s));
382
383 for (;;) {
ea54b10c
JM		 384 qp->sq_max_wqes_per_wr = DIV_ROUND_UP(s, 1U << qp->sq.wqe_shift);
385
386 /*
387 * We need to leave 2 KB + 1 WR of headroom in the SQ to
388 * allow HW to prefetch.
389 */
390 qp->sq_spare_wqes = (2048 >> qp->sq.wqe_shift) + qp->sq_max_wqes_per_wr;
391 qp->sq.wqe_cnt = roundup_pow_of_two(cap->max_send_wr *
392 qp->sq_max_wqes_per_wr +
393 qp->sq_spare_wqes);
394
395 if (qp->sq.wqe_cnt <= dev->dev->caps.max_wqes)
396 break;
397
398 if (qp->sq_max_wqes_per_wr <= 1)
399 return -EINVAL;
400
401 ++qp->sq.wqe_shift;
402 }
403
cd155c1c
RD		 404 qp->sq.max_gs = (min(dev->dev->caps.max_sq_desc_sz,
405 (qp->sq_max_wqes_per_wr << qp->sq.wqe_shift)) -
b832be1e
EC		 406 send_wqe_overhead(type, qp->flags)) /
407 sizeof (struct mlx4_wqe_data_seg);
0e6e7416
RD		 408
409 qp->buf_size = (qp->rq.wqe_cnt << qp->rq.wqe_shift) +
410 (qp->sq.wqe_cnt << qp->sq.wqe_shift);
225c7b1f
RD		 411 if (qp->rq.wqe_shift > qp->sq.wqe_shift) {
412 qp->rq.offset = 0;
0e6e7416 413 qp->sq.offset = qp->rq.wqe_cnt << qp->rq.wqe_shift;
225c7b1f 414 } else {
0e6e7416 415 qp->rq.offset = qp->sq.wqe_cnt << qp->sq.wqe_shift;
225c7b1f
RD		 416 qp->sq.offset = 0;
417 }
418
ea54b10c
JM		 419 cap->max_send_wr = qp->sq.max_post =
420 (qp->sq.wqe_cnt - qp->sq_spare_wqes) / qp->sq_max_wqes_per_wr;
cd155c1c
RD		 421 cap->max_send_sge = min(qp->sq.max_gs,
422 min(dev->dev->caps.max_sq_sg,
423 dev->dev->caps.max_rq_sg));
54e95f8d
RD		 424 /* We don't support inline sends for kernel QPs (yet) */
425 cap->max_inline_data = 0;
225c7b1f
RD		 426
427 return 0;
428}
429
83904132
JM		 430static int set_user_sq_size(struct mlx4_ib_dev *dev,
431 struct mlx4_ib_qp *qp,
2446304d
EC		 432 struct mlx4_ib_create_qp *ucmd)
433{
83904132
JM		 434 /* Sanity check SQ size before proceeding */
435 if ((1 << ucmd->log_sq_bb_count) > dev->dev->caps.max_wqes ||
436 ucmd->log_sq_stride >
437 ilog2(roundup_pow_of_two(dev->dev->caps.max_sq_desc_sz)) ||
438 ucmd->log_sq_stride < MLX4_IB_MIN_SQ_STRIDE)
439 return -EINVAL;
440
0e6e7416 441 qp->sq.wqe_cnt = 1 << ucmd->log_sq_bb_count;
2446304d
EC		 442 qp->sq.wqe_shift = ucmd->log_sq_stride;
443
0e6e7416
RD		 444 qp->buf_size = (qp->rq.wqe_cnt << qp->rq.wqe_shift) +
445 (qp->sq.wqe_cnt << qp->sq.wqe_shift);
2446304d
EC		 446
447 return 0;
448}
449
225c7b1f
RD		 450static int create_qp_common(struct mlx4_ib_dev *dev, struct ib_pd *pd,
451 struct ib_qp_init_attr *init_attr,
452 struct ib_udata *udata, int sqpn, struct mlx4_ib_qp *qp)
453{
225c7b1f 454 int err;
225c7b1f
RD		 455
456 mutex_init(&qp->mutex);
457 spin_lock_init(&qp->sq.lock);
458 spin_lock_init(&qp->rq.lock);
459
460 qp->state = IB_QPS_RESET;
ea54b10c
JM		 461 if (init_attr->sq_sig_type == IB_SIGNAL_ALL_WR)
462 qp->sq_signal_bits = cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE);
225c7b1f 463
a4cd7ed8 464 err = set_rq_size(dev, &init_attr->cap, !!pd->uobject, !!init_attr->srq, qp);
225c7b1f
RD		 465 if (err)
466 goto err;
467
468 if (pd->uobject) {
469 struct mlx4_ib_create_qp ucmd;
470
471 if (ib_copy_from_udata(&ucmd, udata, sizeof ucmd)) {
472 err = -EFAULT;
473 goto err;
474 }
475
0e6e7416
RD		 476 qp->sq_no_prefetch = ucmd.sq_no_prefetch;
477
83904132 478 err = set_user_sq_size(dev, qp, &ucmd);
2446304d
EC		 479 if (err)
480 goto err;
481
225c7b1f 482 qp->umem = ib_umem_get(pd->uobject->context, ucmd.buf_addr,
cb9fbc5c 483 qp->buf_size, 0, 0);
225c7b1f
RD		 484 if (IS_ERR(qp->umem)) {
485 err = PTR_ERR(qp->umem);
486 goto err;
487 }
488
489 err = mlx4_mtt_init(dev->dev, ib_umem_page_count(qp->umem),
490 ilog2(qp->umem->page_size), &qp->mtt);
491 if (err)
492 goto err_buf;
493
494 err = mlx4_ib_umem_write_mtt(dev, &qp->mtt, qp->umem);
495 if (err)
496 goto err_mtt;
497
02d89b87
RD		 498 if (!init_attr->srq) {
499 err = mlx4_ib_db_map_user(to_mucontext(pd->uobject->context),
500 ucmd.db_addr, &qp->db);
501 if (err)
502 goto err_mtt;
503 }
225c7b1f 504 } else {
0e6e7416
RD		 505 qp->sq_no_prefetch = 0;
506
521e575b
RL		 507 if (init_attr->create_flags & IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK)
508 qp->flags |= MLX4_IB_QP_BLOCK_MULTICAST_LOOPBACK;
509
b832be1e
EC		 510 if (init_attr->create_flags & IB_QP_CREATE_IPOIB_UD_LSO)
511 qp->flags |= MLX4_IB_QP_LSO;
512
2446304d
EC		 513 err = set_kernel_sq_size(dev, &init_attr->cap, init_attr->qp_type, qp);
514 if (err)
515 goto err;
516
02d89b87 517 if (!init_attr->srq) {
6296883c 518 err = mlx4_db_alloc(dev->dev, &qp->db, 0);
02d89b87
RD		 519 if (err)
520 goto err;
225c7b1f 521
02d89b87
RD		 522 *qp->db.db = 0;
523 }
225c7b1f
RD		 524
525 if (mlx4_buf_alloc(dev->dev, qp->buf_size, PAGE_SIZE * 2, &qp->buf)) {
526 err = -ENOMEM;
527 goto err_db;
528 }
529
530 err = mlx4_mtt_init(dev->dev, qp->buf.npages, qp->buf.page_shift,
531 &qp->mtt);
532 if (err)
533 goto err_buf;
534
535 err = mlx4_buf_write_mtt(dev->dev, &qp->mtt, &qp->buf);
536 if (err)
537 goto err_mtt;
538
0e6e7416
RD		 539 qp->sq.wrid = kmalloc(qp->sq.wqe_cnt * sizeof (u64), GFP_KERNEL);
540 qp->rq.wrid = kmalloc(qp->rq.wqe_cnt * sizeof (u64), GFP_KERNEL);
225c7b1f
RD		 541
542 if (!qp->sq.wrid || !qp->rq.wrid) {
543 err = -ENOMEM;
544 goto err_wrid;
545 }
225c7b1f
RD		 546 }
547
548 err = mlx4_qp_alloc(dev->dev, sqpn, &qp->mqp);
549 if (err)
550 goto err_wrid;
551
552 /*
553 * Hardware wants QPN written in big-endian order (after
554 * shifting) for send doorbell. Precompute this value to save
555 * a little bit when posting sends.
556 */
557 qp->doorbell_qpn = swab32(qp->mqp.qpn << 8);
558
225c7b1f
RD		 559 qp->mqp.event = mlx4_ib_qp_event;
560
561 return 0;
562
563err_wrid:
23f1b384
RD		 564 if (pd->uobject) {
565 if (!init_attr->srq)
566 mlx4_ib_db_unmap_user(to_mucontext(pd->uobject->context),
567 &qp->db);
568 } else {
225c7b1f
RD		 569 kfree(qp->sq.wrid);
570 kfree(qp->rq.wrid);
571 }
572
573err_mtt:
574 mlx4_mtt_cleanup(dev->dev, &qp->mtt);
575
576err_buf:
577 if (pd->uobject)
578 ib_umem_release(qp->umem);
579 else
580 mlx4_buf_free(dev->dev, qp->buf_size, &qp->buf);
581
582err_db:
02d89b87 583 if (!pd->uobject && !init_attr->srq)
6296883c 584 mlx4_db_free(dev->dev, &qp->db);
225c7b1f
RD		 585
586err:
587 return err;
588}
589
590static enum mlx4_qp_state to_mlx4_state(enum ib_qp_state state)
591{
592 switch (state) {
593 case IB_QPS_RESET: return MLX4_QP_STATE_RST;
594 case IB_QPS_INIT: return MLX4_QP_STATE_INIT;
595 case IB_QPS_RTR: return MLX4_QP_STATE_RTR;
596 case IB_QPS_RTS: return MLX4_QP_STATE_RTS;
597 case IB_QPS_SQD: return MLX4_QP_STATE_SQD;
598 case IB_QPS_SQE: return MLX4_QP_STATE_SQER;
599 case IB_QPS_ERR: return MLX4_QP_STATE_ERR;
600 default: return -1;
601 }
602}
603
604static void mlx4_ib_lock_cqs(struct mlx4_ib_cq *send_cq, struct mlx4_ib_cq *recv_cq)
605{
606 if (send_cq == recv_cq)
607 spin_lock_irq(&send_cq->lock);
608 else if (send_cq->mcq.cqn < recv_cq->mcq.cqn) {
609 spin_lock_irq(&send_cq->lock);
610 spin_lock_nested(&recv_cq->lock, SINGLE_DEPTH_NESTING);
611 } else {
612 spin_lock_irq(&recv_cq->lock);
613 spin_lock_nested(&send_cq->lock, SINGLE_DEPTH_NESTING);
614 }
615}
616
617static void mlx4_ib_unlock_cqs(struct mlx4_ib_cq *send_cq, struct mlx4_ib_cq *recv_cq)
618{
619 if (send_cq == recv_cq)
620 spin_unlock_irq(&send_cq->lock);
621 else if (send_cq->mcq.cqn < recv_cq->mcq.cqn) {
622 spin_unlock(&recv_cq->lock);
623 spin_unlock_irq(&send_cq->lock);
624 } else {
625 spin_unlock(&send_cq->lock);
626 spin_unlock_irq(&recv_cq->lock);
627 }
628}
629
630static void destroy_qp_common(struct mlx4_ib_dev *dev, struct mlx4_ib_qp *qp,
631 int is_user)
632{
633 struct mlx4_ib_cq *send_cq, *recv_cq;
634
635 if (qp->state != IB_QPS_RESET)
636 if (mlx4_qp_modify(dev->dev, NULL, to_mlx4_state(qp->state),
637 MLX4_QP_STATE_RST, NULL, 0, 0, &qp->mqp))
638 printk(KERN_WARNING "mlx4_ib: modify QP %06x to RESET failed.\n",
639 qp->mqp.qpn);
640
641 send_cq = to_mcq(qp->ibqp.send_cq);
642 recv_cq = to_mcq(qp->ibqp.recv_cq);
643
644 mlx4_ib_lock_cqs(send_cq, recv_cq);
645
646 if (!is_user) {
647 __mlx4_ib_cq_clean(recv_cq, qp->mqp.qpn,
648 qp->ibqp.srq ? to_msrq(qp->ibqp.srq): NULL);
649 if (send_cq != recv_cq)
650 __mlx4_ib_cq_clean(send_cq, qp->mqp.qpn, NULL);
651 }
652
653 mlx4_qp_remove(dev->dev, &qp->mqp);
654
655 mlx4_ib_unlock_cqs(send_cq, recv_cq);
656
657 mlx4_qp_free(dev->dev, &qp->mqp);
658 mlx4_mtt_cleanup(dev->dev, &qp->mtt);
659
660 if (is_user) {
02d89b87
RD		 661 if (!qp->ibqp.srq)
662 mlx4_ib_db_unmap_user(to_mucontext(qp->ibqp.uobject->context),
663 &qp->db);
225c7b1f
RD		 664 ib_umem_release(qp->umem);
665 } else {
666 kfree(qp->sq.wrid);
667 kfree(qp->rq.wrid);
668 mlx4_buf_free(dev->dev, qp->buf_size, &qp->buf);
02d89b87 669 if (!qp->ibqp.srq)
6296883c 670 mlx4_db_free(dev->dev, &qp->db);
225c7b1f
RD		 671 }
672}
673
674struct ib_qp *mlx4_ib_create_qp(struct ib_pd *pd,
675 struct ib_qp_init_attr *init_attr,
676 struct ib_udata *udata)
677{
678 struct mlx4_ib_dev *dev = to_mdev(pd->device);
679 struct mlx4_ib_sqp *sqp;
680 struct mlx4_ib_qp *qp;
681 int err;
682
521e575b
RL		 683 /*
684 * We only support LSO and multicast loopback blocking, and
685 * only for kernel UD QPs.
686 */
687 if (init_attr->create_flags & ~(IB_QP_CREATE_IPOIB_UD_LSO |
688 IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK))
b832be1e 689 return ERR_PTR(-EINVAL);
521e575b
RL		 690
691 if (init_attr->create_flags &&
b832be1e 692 (pd->uobject || init_attr->qp_type != IB_QPT_UD))
b846f25a
EC		 693 return ERR_PTR(-EINVAL);
694
225c7b1f
RD		 695 switch (init_attr->qp_type) {
696 case IB_QPT_RC:
697 case IB_QPT_UC:
698 case IB_QPT_UD:
699 {
f507d28b 700 qp = kzalloc(sizeof *qp, GFP_KERNEL);
225c7b1f
RD		 701 if (!qp)
702 return ERR_PTR(-ENOMEM);
703
704 err = create_qp_common(dev, pd, init_attr, udata, 0, qp);
705 if (err) {
706 kfree(qp);
707 return ERR_PTR(err);
708 }
709
710 qp->ibqp.qp_num = qp->mqp.qpn;
711
712 break;
713 }
714 case IB_QPT_SMI:
715 case IB_QPT_GSI:
716 {
717 /* Userspace is not allowed to create special QPs: */
718 if (pd->uobject)
719 return ERR_PTR(-EINVAL);
720
f507d28b 721 sqp = kzalloc(sizeof *sqp, GFP_KERNEL);
225c7b1f
RD		 722 if (!sqp)
723 return ERR_PTR(-ENOMEM);
724
725 qp = &sqp->qp;
726
727 err = create_qp_common(dev, pd, init_attr, udata,
728 dev->dev->caps.sqp_start +
729 (init_attr->qp_type == IB_QPT_SMI ? 0 : 2) +
730 init_attr->port_num - 1,
731 qp);
732 if (err) {
733 kfree(sqp);
734 return ERR_PTR(err);
735 }
736
737 qp->port = init_attr->port_num;
738 qp->ibqp.qp_num = init_attr->qp_type == IB_QPT_SMI ? 0 : 1;
739
740 break;
741 }
742 default:
743 /* Don't support raw QPs */
744 return ERR_PTR(-EINVAL);
745 }
746
747 return &qp->ibqp;
748}
749
750int mlx4_ib_destroy_qp(struct ib_qp *qp)
751{
752 struct mlx4_ib_dev *dev = to_mdev(qp->device);
753 struct mlx4_ib_qp *mqp = to_mqp(qp);
754
755 if (is_qp0(dev, mqp))
756 mlx4_CLOSE_PORT(dev->dev, mqp->port);
757
758 destroy_qp_common(dev, mqp, !!qp->pd->uobject);
759
760 if (is_sqp(dev, mqp))
761 kfree(to_msqp(mqp));
762 else
763 kfree(mqp);
764
765 return 0;
766}
767
225c7b1f
RD		 768static int to_mlx4_st(enum ib_qp_type type)
769{
770 switch (type) {
771 case IB_QPT_RC: return MLX4_QP_ST_RC;
772 case IB_QPT_UC: return MLX4_QP_ST_UC;
773 case IB_QPT_UD: return MLX4_QP_ST_UD;
774 case IB_QPT_SMI:
775 case IB_QPT_GSI: return MLX4_QP_ST_MLX;
776 default: return -1;
777 }
778}
779
65adfa91 780static __be32 to_mlx4_access_flags(struct mlx4_ib_qp *qp, const struct ib_qp_attr *attr,
225c7b1f
RD		 781 int attr_mask)
782{
783 u8 dest_rd_atomic;
784 u32 access_flags;
785 u32 hw_access_flags = 0;
786
787 if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC)
788 dest_rd_atomic = attr->max_dest_rd_atomic;
789 else
790 dest_rd_atomic = qp->resp_depth;
791
792 if (attr_mask & IB_QP_ACCESS_FLAGS)
793 access_flags = attr->qp_access_flags;
794 else
795 access_flags = qp->atomic_rd_en;
796
797 if (!dest_rd_atomic)
798 access_flags &= IB_ACCESS_REMOTE_WRITE;
799
800 if (access_flags & IB_ACCESS_REMOTE_READ)
801 hw_access_flags |= MLX4_QP_BIT_RRE;
802 if (access_flags & IB_ACCESS_REMOTE_ATOMIC)
803 hw_access_flags |= MLX4_QP_BIT_RAE;
804 if (access_flags & IB_ACCESS_REMOTE_WRITE)
805 hw_access_flags |= MLX4_QP_BIT_RWE;
806
807 return cpu_to_be32(hw_access_flags);
808}
809
65adfa91 810static void store_sqp_attrs(struct mlx4_ib_sqp *sqp, const struct ib_qp_attr *attr,
225c7b1f
RD		 811 int attr_mask)
812{
813 if (attr_mask & IB_QP_PKEY_INDEX)
814 sqp->pkey_index = attr->pkey_index;
815 if (attr_mask & IB_QP_QKEY)
816 sqp->qkey = attr->qkey;
817 if (attr_mask & IB_QP_SQ_PSN)
818 sqp->send_psn = attr->sq_psn;
819}
820
821static void mlx4_set_sched(struct mlx4_qp_path *path, u8 port)
822{
823 path->sched_queue = (path->sched_queue & 0xbf) | ((port - 1) << 6);
824}
825
65adfa91 826static int mlx4_set_path(struct mlx4_ib_dev *dev, const struct ib_ah_attr *ah,
225c7b1f
RD		 827 struct mlx4_qp_path *path, u8 port)
828{
829 path->grh_mylmc = ah->src_path_bits & 0x7f;
830 path->rlid = cpu_to_be16(ah->dlid);
831 if (ah->static_rate) {
832 path->static_rate = ah->static_rate + MLX4_STAT_RATE_OFFSET;
833 while (path->static_rate > IB_RATE_2_5_GBPS + MLX4_STAT_RATE_OFFSET &&
834 !(1 << path->static_rate & dev->dev->caps.stat_rate_support))
835 --path->static_rate;
836 } else
837 path->static_rate = 0;
838 path->counter_index = 0xff;
839
840 if (ah->ah_flags & IB_AH_GRH) {
5ae2a7a8 841 if (ah->grh.sgid_index >= dev->dev->caps.gid_table_len[port]) {
225c7b1f 842 printk(KERN_ERR "sgid_index (%u) too large. max is %d\n",
5ae2a7a8 843 ah->grh.sgid_index, dev->dev->caps.gid_table_len[port] - 1);
225c7b1f
RD		 844 return -1;
845 }
846
847 path->grh_mylmc |= 1 << 7;
848 path->mgid_index = ah->grh.sgid_index;
849 path->hop_limit = ah->grh.hop_limit;
850 path->tclass_flowlabel =
851 cpu_to_be32((ah->grh.traffic_class << 20) |
852 (ah->grh.flow_label));
853 memcpy(path->rgid, ah->grh.dgid.raw, 16);
854 }
855
856 path->sched_queue = MLX4_IB_DEFAULT_SCHED_QUEUE |
857 ((port - 1) << 6) | ((ah->sl & 0xf) << 2);
858
859 return 0;
860}
861
65adfa91
MT		 862static int __mlx4_ib_modify_qp(struct ib_qp *ibqp,
863 const struct ib_qp_attr *attr, int attr_mask,
864 enum ib_qp_state cur_state, enum ib_qp_state new_state)
225c7b1f
RD		 865{
866 struct mlx4_ib_dev *dev = to_mdev(ibqp->device);
867 struct mlx4_ib_qp *qp = to_mqp(ibqp);
868 struct mlx4_qp_context *context;
869 enum mlx4_qp_optpar optpar = 0;
225c7b1f
RD		 870 int sqd_event;
871 int err = -EINVAL;
872
873 context = kzalloc(sizeof *context, GFP_KERNEL);
874 if (!context)
875 return -ENOMEM;
876
225c7b1f
RD		 877 context->flags = cpu_to_be32((to_mlx4_state(new_state) << 28) |
878 (to_mlx4_st(ibqp->qp_type) << 16));
879 context->flags |= cpu_to_be32(1 << 8); /* DE? */
880
881 if (!(attr_mask & IB_QP_PATH_MIG_STATE))
882 context->flags |= cpu_to_be32(MLX4_QP_PM_MIGRATED << 11);
883 else {
884 optpar |= MLX4_QP_OPTPAR_PM_STATE;
885 switch (attr->path_mig_state) {
886 case IB_MIG_MIGRATED:
887 context->flags |= cpu_to_be32(MLX4_QP_PM_MIGRATED << 11);
888 break;
889 case IB_MIG_REARM:
890 context->flags |= cpu_to_be32(MLX4_QP_PM_REARM << 11);
891 break;
892 case IB_MIG_ARMED:
893 context->flags |= cpu_to_be32(MLX4_QP_PM_ARMED << 11);
894 break;
895 }
896 }
897
b832be1e 898 if (ibqp->qp_type == IB_QPT_GSI || ibqp->qp_type == IB_QPT_SMI)
225c7b1f 899 context->mtu_msgmax = (IB_MTU_4096 << 5) | 11;
b832be1e
EC		 900 else if (ibqp->qp_type == IB_QPT_UD) {
901 if (qp->flags & MLX4_IB_QP_LSO)
902 context->mtu_msgmax = (IB_MTU_4096 << 5) |
903 ilog2(dev->dev->caps.max_gso_sz);
904 else
6e0d733d 905 context->mtu_msgmax = (IB_MTU_4096 << 5) | 12;
b832be1e 906 } else if (attr_mask & IB_QP_PATH_MTU) {
225c7b1f
RD		 907 if (attr->path_mtu < IB_MTU_256 || attr->path_mtu > IB_MTU_4096) {
908 printk(KERN_ERR "path MTU (%u) is invalid\n",
909 attr->path_mtu);
f5b40431 910 goto out;
225c7b1f 911 }
d1f2cd89
EC		 912 context->mtu_msgmax = (attr->path_mtu << 5) |
913 ilog2(dev->dev->caps.max_msg_sz);
225c7b1f
RD		 914 }
915
0e6e7416
RD		 916 if (qp->rq.wqe_cnt)
917 context->rq_size_stride = ilog2(qp->rq.wqe_cnt) << 3;
225c7b1f
RD		 918 context->rq_size_stride |= qp->rq.wqe_shift - 4;
919
0e6e7416
RD		 920 if (qp->sq.wqe_cnt)
921 context->sq_size_stride = ilog2(qp->sq.wqe_cnt) << 3;
225c7b1f
RD		 922 context->sq_size_stride |= qp->sq.wqe_shift - 4;
923
0e6e7416
RD		 924 if (cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT)
925 context->sq_size_stride |= !!qp->sq_no_prefetch << 7;
926
225c7b1f
RD		 927 if (qp->ibqp.uobject)
928 context->usr_page = cpu_to_be32(to_mucontext(ibqp->uobject->context)->uar.index);
929 else
930 context->usr_page = cpu_to_be32(dev->priv_uar.index);
931
932 if (attr_mask & IB_QP_DEST_QPN)
933 context->remote_qpn = cpu_to_be32(attr->dest_qp_num);
934
935 if (attr_mask & IB_QP_PORT) {
936 if (cur_state == IB_QPS_SQD && new_state == IB_QPS_SQD &&
937 !(attr_mask & IB_QP_AV)) {
938 mlx4_set_sched(&context->pri_path, attr->port_num);
939 optpar |= MLX4_QP_OPTPAR_SCHED_QUEUE;
940 }
941 }
942
943 if (attr_mask & IB_QP_PKEY_INDEX) {
944 context->pri_path.pkey_index = attr->pkey_index;
945 optpar |= MLX4_QP_OPTPAR_PKEY_INDEX;
946 }
947
225c7b1f
RD		 948 if (attr_mask & IB_QP_AV) {
949 if (mlx4_set_path(dev, &attr->ah_attr, &context->pri_path,
f5b40431 950 attr_mask & IB_QP_PORT ? attr->port_num : qp->port))
225c7b1f 951 goto out;
225c7b1f
RD		 952
953 optpar |= (MLX4_QP_OPTPAR_PRIMARY_ADDR_PATH |
954 MLX4_QP_OPTPAR_SCHED_QUEUE);
955 }
956
957 if (attr_mask & IB_QP_TIMEOUT) {
958 context->pri_path.ackto = attr->timeout << 3;
959 optpar |= MLX4_QP_OPTPAR_ACK_TIMEOUT;
960 }
961
962 if (attr_mask & IB_QP_ALT_PATH) {
225c7b1f
RD		 963 if (attr->alt_port_num == 0 ||
964 attr->alt_port_num > dev->dev->caps.num_ports)
f5b40431 965 goto out;
225c7b1f 966
5ae2a7a8
RD		 967 if (attr->alt_pkey_index >=
968 dev->dev->caps.pkey_table_len[attr->alt_port_num])
f5b40431 969 goto out;
5ae2a7a8 970
225c7b1f
RD		 971 if (mlx4_set_path(dev, &attr->alt_ah_attr, &context->alt_path,
972 attr->alt_port_num))
f5b40431 973 goto out;
225c7b1f
RD		 974
975 context->alt_path.pkey_index = attr->alt_pkey_index;
976 context->alt_path.ackto = attr->alt_timeout << 3;
977 optpar |= MLX4_QP_OPTPAR_ALT_ADDR_PATH;
978 }
979
980 context->pd = cpu_to_be32(to_mpd(ibqp->pd)->pdn);
981 context->params1 = cpu_to_be32(MLX4_IB_ACK_REQ_FREQ << 28);
57f01b53 982
95d04f07
RD		 983 /* Set "fast registration enabled" for all kernel QPs */
984 if (!qp->ibqp.uobject)
985 context->params1 |= cpu_to_be32(1 << 11);
986
57f01b53
JM		 987 if (attr_mask & IB_QP_RNR_RETRY) {
988 context->params1 |= cpu_to_be32(attr->rnr_retry << 13);
989 optpar |= MLX4_QP_OPTPAR_RNR_RETRY;
990 }
991
225c7b1f
RD		 992 if (attr_mask & IB_QP_RETRY_CNT) {
993 context->params1 |= cpu_to_be32(attr->retry_cnt << 16);
994 optpar |= MLX4_QP_OPTPAR_RETRY_COUNT;
995 }
996
997 if (attr_mask & IB_QP_MAX_QP_RD_ATOMIC) {
998 if (attr->max_rd_atomic)
999 context->params1 |=
1000 cpu_to_be32(fls(attr->max_rd_atomic - 1) << 21);
1001 optpar |= MLX4_QP_OPTPAR_SRA_MAX;
1002 }
1003
1004 if (attr_mask & IB_QP_SQ_PSN)
1005 context->next_send_psn = cpu_to_be32(attr->sq_psn);
1006
1007 context->cqn_send = cpu_to_be32(to_mcq(ibqp->send_cq)->mcq.cqn);
1008
1009 if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC) {
1010 if (attr->max_dest_rd_atomic)
1011 context->params2 |=
1012 cpu_to_be32(fls(attr->max_dest_rd_atomic - 1) << 21);
1013 optpar |= MLX4_QP_OPTPAR_RRA_MAX;
1014 }
1015
1016 if (attr_mask & (IB_QP_ACCESS_FLAGS | IB_QP_MAX_DEST_RD_ATOMIC)) {
1017 context->params2 |= to_mlx4_access_flags(qp, attr, attr_mask);
1018 optpar |= MLX4_QP_OPTPAR_RWE | MLX4_QP_OPTPAR_RRE | MLX4_QP_OPTPAR_RAE;
1019 }
1020
1021 if (ibqp->srq)
1022 context->params2 |= cpu_to_be32(MLX4_QP_BIT_RIC);
1023
1024 if (attr_mask & IB_QP_MIN_RNR_TIMER) {
1025 context->rnr_nextrecvpsn |= cpu_to_be32(attr->min_rnr_timer << 24);
1026 optpar |= MLX4_QP_OPTPAR_RNR_TIMEOUT;
1027 }
1028 if (attr_mask & IB_QP_RQ_PSN)
1029 context->rnr_nextrecvpsn |= cpu_to_be32(attr->rq_psn);
1030
1031 context->cqn_recv = cpu_to_be32(to_mcq(ibqp->recv_cq)->mcq.cqn);
1032
1033 if (attr_mask & IB_QP_QKEY) {
1034 context->qkey = cpu_to_be32(attr->qkey);
1035 optpar |= MLX4_QP_OPTPAR_Q_KEY;
1036 }
1037
1038 if (ibqp->srq)
1039 context->srqn = cpu_to_be32(1 << 24 | to_msrq(ibqp->srq)->msrq.srqn);
1040
02d89b87 1041 if (!ibqp->srq && cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT)
225c7b1f
RD		 1042 context->db_rec_addr = cpu_to_be64(qp->db.dma);
1043
1044 if (cur_state == IB_QPS_INIT &&
1045 new_state == IB_QPS_RTR &&
1046 (ibqp->qp_type == IB_QPT_GSI || ibqp->qp_type == IB_QPT_SMI ||
1047 ibqp->qp_type == IB_QPT_UD)) {
1048 context->pri_path.sched_queue = (qp->port - 1) << 6;
1049 if (is_qp0(dev, qp))
1050 context->pri_path.sched_queue |= MLX4_IB_DEFAULT_QP0_SCHED_QUEUE;
1051 else
1052 context->pri_path.sched_queue |= MLX4_IB_DEFAULT_SCHED_QUEUE;
1053 }
1054
1055 if (cur_state == IB_QPS_RTS && new_state == IB_QPS_SQD &&
1056 attr_mask & IB_QP_EN_SQD_ASYNC_NOTIFY && attr->en_sqd_async_notify)
1057 sqd_event = 1;
1058 else
1059 sqd_event = 0;
1060
c0be5fb5
EC		 1061 /*
1062 * Before passing a kernel QP to the HW, make sure that the
0e6e7416
RD		 1063 * ownership bits of the send queue are set and the SQ
1064 * headroom is stamped so that the hardware doesn't start
1065 * processing stale work requests.
c0be5fb5
EC		 1066 */
1067 if (!ibqp->uobject && cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT) {
1068 struct mlx4_wqe_ctrl_seg *ctrl;
1069 int i;
1070
0e6e7416 1071 for (i = 0; i < qp->sq.wqe_cnt; ++i) {
c0be5fb5
EC		 1072 ctrl = get_send_wqe(qp, i);
1073 ctrl->owner_opcode = cpu_to_be32(1 << 31);
9670e553
EC		 1074 if (qp->sq_max_wqes_per_wr == 1)
1075 ctrl->fence_size = 1 << (qp->sq.wqe_shift - 4);
0e6e7416 1076
ea54b10c 1077 stamp_send_wqe(qp, i, 1 << qp->sq.wqe_shift);
c0be5fb5
EC		 1078 }
1079 }
1080
225c7b1f
RD		 1081 err = mlx4_qp_modify(dev->dev, &qp->mtt, to_mlx4_state(cur_state),
1082 to_mlx4_state(new_state), context, optpar,
1083 sqd_event, &qp->mqp);
1084 if (err)
1085 goto out;
1086
1087 qp->state = new_state;
1088
1089 if (attr_mask & IB_QP_ACCESS_FLAGS)
1090 qp->atomic_rd_en = attr->qp_access_flags;
1091 if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC)
1092 qp->resp_depth = attr->max_dest_rd_atomic;
1093 if (attr_mask & IB_QP_PORT)
1094 qp->port = attr->port_num;
1095 if (attr_mask & IB_QP_ALT_PATH)
1096 qp->alt_port = attr->alt_port_num;
1097
1098 if (is_sqp(dev, qp))
1099 store_sqp_attrs(to_msqp(qp), attr, attr_mask);
1100
1101 /*
1102 * If we moved QP0 to RTR, bring the IB link up; if we moved
1103 * QP0 to RESET or ERROR, bring the link back down.
1104 */
1105 if (is_qp0(dev, qp)) {
1106 if (cur_state != IB_QPS_RTR && new_state == IB_QPS_RTR)
5ae2a7a8
RD		 1107 if (mlx4_INIT_PORT(dev->dev, qp->port))
1108 printk(KERN_WARNING "INIT_PORT failed for port %d\n",
1109 qp->port);
225c7b1f
RD		 1110
1111 if (cur_state != IB_QPS_RESET && cur_state != IB_QPS_ERR &&
1112 (new_state == IB_QPS_RESET || new_state == IB_QPS_ERR))
1113 mlx4_CLOSE_PORT(dev->dev, qp->port);
1114 }
1115
1116 /*
1117 * If we moved a kernel QP to RESET, clean up all old CQ
1118 * entries and reinitialize the QP.
1119 */
1120 if (new_state == IB_QPS_RESET && !ibqp->uobject) {
1121 mlx4_ib_cq_clean(to_mcq(ibqp->recv_cq), qp->mqp.qpn,
1122 ibqp->srq ? to_msrq(ibqp->srq): NULL);
1123 if (ibqp->send_cq != ibqp->recv_cq)
1124 mlx4_ib_cq_clean(to_mcq(ibqp->send_cq), qp->mqp.qpn, NULL);
1125
1126 qp->rq.head = 0;
1127 qp->rq.tail = 0;
1128 qp->sq.head = 0;
1129 qp->sq.tail = 0;
ea54b10c 1130 qp->sq_next_wqe = 0;
02d89b87
RD		 1131 if (!ibqp->srq)
1132 *qp->db.db = 0;
225c7b1f
RD		 1133 }
1134
1135out:
225c7b1f
RD		 1136 kfree(context);
1137 return err;
1138}
1139
65adfa91
MT		 1140int mlx4_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr,
1141 int attr_mask, struct ib_udata *udata)
1142{
1143 struct mlx4_ib_dev *dev = to_mdev(ibqp->device);
1144 struct mlx4_ib_qp *qp = to_mqp(ibqp);
1145 enum ib_qp_state cur_state, new_state;
1146 int err = -EINVAL;
1147
1148 mutex_lock(&qp->mutex);
1149
1150 cur_state = attr_mask & IB_QP_CUR_STATE ? attr->cur_qp_state : qp->state;
1151 new_state = attr_mask & IB_QP_STATE ? attr->qp_state : cur_state;
1152
1153 if (!ib_modify_qp_is_ok(cur_state, new_state, ibqp->qp_type, attr_mask))
1154 goto out;
1155
65adfa91
MT		 1156 if ((attr_mask & IB_QP_PORT) &&
1157 (attr->port_num == 0 || attr->port_num > dev->dev->caps.num_ports)) {
1158 goto out;
1159 }
1160
5ae2a7a8
RD		 1161 if (attr_mask & IB_QP_PKEY_INDEX) {
1162 int p = attr_mask & IB_QP_PORT ? attr->port_num : qp->port;
1163 if (attr->pkey_index >= dev->dev->caps.pkey_table_len[p])
1164 goto out;
1165 }
1166
65adfa91
MT		 1167 if (attr_mask & IB_QP_MAX_QP_RD_ATOMIC &&
1168 attr->max_rd_atomic > dev->dev->caps.max_qp_init_rdma) {
1169 goto out;
1170 }
1171
1172 if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC &&
1173 attr->max_dest_rd_atomic > dev->dev->caps.max_qp_dest_rdma) {
1174 goto out;
1175 }
1176
1177 if (cur_state == new_state && cur_state == IB_QPS_RESET) {
1178 err = 0;
1179 goto out;
1180 }
1181
65adfa91
MT		 1182 err = __mlx4_ib_modify_qp(ibqp, attr, attr_mask, cur_state, new_state);
1183
1184out:
1185 mutex_unlock(&qp->mutex);
1186 return err;
1187}
1188
225c7b1f 1189static int build_mlx_header(struct mlx4_ib_sqp *sqp, struct ib_send_wr *wr,
f438000f 1190 void *wqe, unsigned *mlx_seg_len)
225c7b1f
RD		 1191{
1192 struct ib_device *ib_dev = &to_mdev(sqp->qp.ibqp.device)->ib_dev;
1193 struct mlx4_wqe_mlx_seg *mlx = wqe;
1194 struct mlx4_wqe_inline_seg *inl = wqe + sizeof *mlx;
1195 struct mlx4_ib_ah *ah = to_mah(wr->wr.ud.ah);
1196 u16 pkey;
1197 int send_size;
1198 int header_size;
e61ef241 1199 int spc;
225c7b1f
RD		 1200 int i;
1201
1202 send_size = 0;
1203 for (i = 0; i < wr->num_sge; ++i)
1204 send_size += wr->sg_list[i].length;
1205
1206 ib_ud_header_init(send_size, mlx4_ib_ah_grh_present(ah), &sqp->ud_header);
1207
1208 sqp->ud_header.lrh.service_level =
1209 be32_to_cpu(ah->av.sl_tclass_flowlabel) >> 28;
1210 sqp->ud_header.lrh.destination_lid = ah->av.dlid;
1211 sqp->ud_header.lrh.source_lid = cpu_to_be16(ah->av.g_slid & 0x7f);
1212 if (mlx4_ib_ah_grh_present(ah)) {
1213 sqp->ud_header.grh.traffic_class =
1214 (be32_to_cpu(ah->av.sl_tclass_flowlabel) >> 20) & 0xff;
1215 sqp->ud_header.grh.flow_label =
1216 ah->av.sl_tclass_flowlabel & cpu_to_be32(0xfffff);
15261303 1217 sqp->ud_header.grh.hop_limit = ah->av.hop_limit;
225c7b1f
RD		 1218 ib_get_cached_gid(ib_dev, be32_to_cpu(ah->av.port_pd) >> 24,
1219 ah->av.gid_index, &sqp->ud_header.grh.source_gid);
1220 memcpy(sqp->ud_header.grh.destination_gid.raw,
1221 ah->av.dgid, 16);
1222 }
1223
1224 mlx->flags &= cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE);
1225 mlx->flags |= cpu_to_be32((!sqp->qp.ibqp.qp_num ? MLX4_WQE_MLX_VL15 : 0) |
1226 (sqp->ud_header.lrh.destination_lid ==
1227 IB_LID_PERMISSIVE ? MLX4_WQE_MLX_SLR : 0) |
1228 (sqp->ud_header.lrh.service_level << 8));
1229 mlx->rlid = sqp->ud_header.lrh.destination_lid;
1230
1231 switch (wr->opcode) {
1232 case IB_WR_SEND:
1233 sqp->ud_header.bth.opcode = IB_OPCODE_UD_SEND_ONLY;
1234 sqp->ud_header.immediate_present = 0;
1235 break;
1236 case IB_WR_SEND_WITH_IMM:
1237 sqp->ud_header.bth.opcode = IB_OPCODE_UD_SEND_ONLY_WITH_IMMEDIATE;
1238 sqp->ud_header.immediate_present = 1;
0f39cf3d 1239 sqp->ud_header.immediate_data = wr->ex.imm_data;
225c7b1f
RD		 1240 break;
1241 default:
1242 return -EINVAL;
1243 }
1244
1245 sqp->ud_header.lrh.virtual_lane = !sqp->qp.ibqp.qp_num ? 15 : 0;
1246 if (sqp->ud_header.lrh.destination_lid == IB_LID_PERMISSIVE)
1247 sqp->ud_header.lrh.source_lid = IB_LID_PERMISSIVE;
1248 sqp->ud_header.bth.solicited_event = !!(wr->send_flags & IB_SEND_SOLICITED);
1249 if (!sqp->qp.ibqp.qp_num)
1250 ib_get_cached_pkey(ib_dev, sqp->qp.port, sqp->pkey_index, &pkey);
1251 else
1252 ib_get_cached_pkey(ib_dev, sqp->qp.port, wr->wr.ud.pkey_index, &pkey);
1253 sqp->ud_header.bth.pkey = cpu_to_be16(pkey);
1254 sqp->ud_header.bth.destination_qpn = cpu_to_be32(wr->wr.ud.remote_qpn);
1255 sqp->ud_header.bth.psn = cpu_to_be32((sqp->send_psn++) & ((1 << 24) - 1));
1256 sqp->ud_header.deth.qkey = cpu_to_be32(wr->wr.ud.remote_qkey & 0x80000000 ?
1257 sqp->qkey : wr->wr.ud.remote_qkey);
1258 sqp->ud_header.deth.source_qpn = cpu_to_be32(sqp->qp.ibqp.qp_num);
1259
1260 header_size = ib_ud_header_pack(&sqp->ud_header, sqp->header_buf);
1261
1262 if (0) {
1263 printk(KERN_ERR "built UD header of size %d:\n", header_size);
1264 for (i = 0; i < header_size / 4; ++i) {
1265 if (i % 8 == 0)
1266 printk(" [%02x] ", i * 4);
1267 printk(" %08x",
1268 be32_to_cpu(((__be32 *) sqp->header_buf)[i]));
1269 if ((i + 1) % 8 == 0)
1270 printk("\n");
1271 }
1272 printk("\n");
1273 }
1274
e61ef241
RD		 1275 /*
1276 * Inline data segments may not cross a 64 byte boundary. If
1277 * our UD header is bigger than the space available up to the
1278 * next 64 byte boundary in the WQE, use two inline data
1279 * segments to hold the UD header.
1280 */
1281 spc = MLX4_INLINE_ALIGN -
1282 ((unsigned long) (inl + 1) & (MLX4_INLINE_ALIGN - 1));
1283 if (header_size <= spc) {
1284 inl->byte_count = cpu_to_be32(1 << 31 | header_size);
1285 memcpy(inl + 1, sqp->header_buf, header_size);
1286 i = 1;
1287 } else {
1288 inl->byte_count = cpu_to_be32(1 << 31 | spc);
1289 memcpy(inl + 1, sqp->header_buf, spc);
1290
1291 inl = (void *) (inl + 1) + spc;
1292 memcpy(inl + 1, sqp->header_buf + spc, header_size - spc);
1293 /*
1294 * Need a barrier here to make sure all the data is
1295 * visible before the byte_count field is set.
1296 * Otherwise the HCA prefetcher could grab the 64-byte
1297 * chunk with this inline segment and get a valid (!=
1298 * 0xffffffff) byte count but stale data, and end up
1299 * generating a packet with bad headers.
1300 *
1301 * The first inline segment's byte_count field doesn't
1302 * need a barrier, because it comes after a
1303 * control/MLX segment and therefore is at an offset
1304 * of 16 mod 64.
1305 */
1306 wmb();
1307 inl->byte_count = cpu_to_be32(1 << 31 | (header_size - spc));
1308 i = 2;
1309 }
225c7b1f 1310
f438000f
RD		 1311 *mlx_seg_len =
1312 ALIGN(i * sizeof (struct mlx4_wqe_inline_seg) + header_size, 16);
1313 return 0;
225c7b1f
RD		 1314}
1315
1316static int mlx4_wq_overflow(struct mlx4_ib_wq *wq, int nreq, struct ib_cq *ib_cq)
1317{
1318 unsigned cur;
1319 struct mlx4_ib_cq *cq;
1320
1321 cur = wq->head - wq->tail;
0e6e7416 1322 if (likely(cur + nreq < wq->max_post))
225c7b1f
RD		 1323 return 0;
1324
1325 cq = to_mcq(ib_cq);
1326 spin_lock(&cq->lock);
1327 cur = wq->head - wq->tail;
1328 spin_unlock(&cq->lock);
1329
0e6e7416 1330 return cur + nreq >= wq->max_post;
225c7b1f
RD		 1331}
1332
95d04f07
RD		 1333static __be32 convert_access(int acc)
1334{
1335 return (acc & IB_ACCESS_REMOTE_ATOMIC ? cpu_to_be32(MLX4_WQE_FMR_PERM_ATOMIC) : 0) |
1336 (acc & IB_ACCESS_REMOTE_WRITE ? cpu_to_be32(MLX4_WQE_FMR_PERM_REMOTE_WRITE) : 0) |
1337 (acc & IB_ACCESS_REMOTE_READ ? cpu_to_be32(MLX4_WQE_FMR_PERM_REMOTE_READ) : 0) |
1338 (acc & IB_ACCESS_LOCAL_WRITE ? cpu_to_be32(MLX4_WQE_FMR_PERM_LOCAL_WRITE) : 0) |
1339 cpu_to_be32(MLX4_WQE_FMR_PERM_LOCAL_READ);
1340}
1341
1342static void set_fmr_seg(struct mlx4_wqe_fmr_seg *fseg, struct ib_send_wr *wr)
1343{
1344 struct mlx4_ib_fast_reg_page_list *mfrpl = to_mfrpl(wr->wr.fast_reg.page_list);
29bdc883
VS		 1345 int i;
1346
1347 for (i = 0; i < wr->wr.fast_reg.page_list_len; ++i)
1348 wr->wr.fast_reg.page_list->page_list[i] =
1349 cpu_to_be64(wr->wr.fast_reg.page_list->page_list[i] |
1350 MLX4_MTT_FLAG_PRESENT);
95d04f07
RD		 1351
1352 fseg->flags = convert_access(wr->wr.fast_reg.access_flags);
1353 fseg->mem_key = cpu_to_be32(wr->wr.fast_reg.rkey);
1354 fseg->buf_list = cpu_to_be64(mfrpl->map);
1355 fseg->start_addr = cpu_to_be64(wr->wr.fast_reg.iova_start);
1356 fseg->reg_len = cpu_to_be64(wr->wr.fast_reg.length);
1357 fseg->offset = 0; /* XXX -- is this just for ZBVA? */
1358 fseg->page_size = cpu_to_be32(wr->wr.fast_reg.page_shift);
1359 fseg->reserved[0] = 0;
1360 fseg->reserved[1] = 0;
1361}
1362
1363static void set_local_inv_seg(struct mlx4_wqe_local_inval_seg *iseg, u32 rkey)
1364{
1365 iseg->flags = 0;
1366 iseg->mem_key = cpu_to_be32(rkey);
1367 iseg->guest_id = 0;
1368 iseg->pa = 0;
1369}
1370
0fbfa6a9
RD		 1371static __always_inline void set_raddr_seg(struct mlx4_wqe_raddr_seg *rseg,
1372 u64 remote_addr, u32 rkey)
1373{
1374 rseg->raddr = cpu_to_be64(remote_addr);
1375 rseg->rkey = cpu_to_be32(rkey);
1376 rseg->reserved = 0;
1377}
1378
1379static void set_atomic_seg(struct mlx4_wqe_atomic_seg *aseg, struct ib_send_wr *wr)
1380{
1381 if (wr->opcode == IB_WR_ATOMIC_CMP_AND_SWP) {
1382 aseg->swap_add = cpu_to_be64(wr->wr.atomic.swap);
1383 aseg->compare = cpu_to_be64(wr->wr.atomic.compare_add);
1384 } else {
1385 aseg->swap_add = cpu_to_be64(wr->wr.atomic.compare_add);
1386 aseg->compare = 0;
1387 }
1388
1389}
1390
1391static void set_datagram_seg(struct mlx4_wqe_datagram_seg *dseg,
1392 struct ib_send_wr *wr)
1393{
1394 memcpy(dseg->av, &to_mah(wr->wr.ud.ah)->av, sizeof (struct mlx4_av));
1395 dseg->dqpn = cpu_to_be32(wr->wr.ud.remote_qpn);
1396 dseg->qkey = cpu_to_be32(wr->wr.ud.remote_qkey);
0fbfa6a9
RD		 1397}
1398
6e694ea3
JM		 1399static void set_mlx_icrc_seg(void *dseg)
1400{
1401 u32 *t = dseg;
1402 struct mlx4_wqe_inline_seg *iseg = dseg;
1403
1404 t[1] = 0;
1405
1406 /*
1407 * Need a barrier here before writing the byte_count field to
1408 * make sure that all the data is visible before the
1409 * byte_count field is set. Otherwise, if the segment begins
1410 * a new cacheline, the HCA prefetcher could grab the 64-byte
1411 * chunk and get a valid (!= * 0xffffffff) byte count but
1412 * stale data, and end up sending the wrong data.
1413 */
1414 wmb();
1415
1416 iseg->byte_count = cpu_to_be32((1 << 31) | 4);
1417}
1418
1419static void set_data_seg(struct mlx4_wqe_data_seg *dseg, struct ib_sge *sg)
d420d9e3 1420{
d420d9e3
RD		 1421 dseg->lkey = cpu_to_be32(sg->lkey);
1422 dseg->addr = cpu_to_be64(sg->addr);
6e694ea3
JM		 1423
1424 /*
1425 * Need a barrier here before writing the byte_count field to
1426 * make sure that all the data is visible before the
1427 * byte_count field is set. Otherwise, if the segment begins
1428 * a new cacheline, the HCA prefetcher could grab the 64-byte
1429 * chunk and get a valid (!= * 0xffffffff) byte count but
1430 * stale data, and end up sending the wrong data.
1431 */
1432 wmb();
1433
1434 dseg->byte_count = cpu_to_be32(sg->length);
d420d9e3
RD		 1435}
1436
2242fa4f
RD		 1437static void __set_data_seg(struct mlx4_wqe_data_seg *dseg, struct ib_sge *sg)
1438{
1439 dseg->byte_count = cpu_to_be32(sg->length);
1440 dseg->lkey = cpu_to_be32(sg->lkey);
1441 dseg->addr = cpu_to_be64(sg->addr);
1442}
1443
47b37475 1444static int build_lso_seg(struct mlx4_wqe_lso_seg *wqe, struct ib_send_wr *wr,
b832be1e
EC		 1445 struct mlx4_ib_qp *qp, unsigned *lso_seg_len)
1446{
1447 unsigned halign = ALIGN(sizeof *wqe + wr->wr.ud.hlen, 16);
1448
1449 /*
1450 * This is a temporary limitation and will be removed in
1451 * a forthcoming FW release:
1452 */
1453 if (unlikely(halign > 64))
1454 return -EINVAL;
1455
1456 if (unlikely(!(qp->flags & MLX4_IB_QP_LSO) &&
1457 wr->num_sge > qp->sq.max_gs - (halign >> 4)))
1458 return -EINVAL;
1459
1460 memcpy(wqe->header, wr->wr.ud.header, wr->wr.ud.hlen);
1461
1462 /* make sure LSO header is written before overwriting stamping */
1463 wmb();
1464
1465 wqe->mss_hdr_size = cpu_to_be32((wr->wr.ud.mss - wr->wr.ud.hlen) << 16 |
1466 wr->wr.ud.hlen);
1467
1468 *lso_seg_len = halign;
1469 return 0;
1470}
1471
95d04f07
RD		 1472static __be32 send_ieth(struct ib_send_wr *wr)
1473{
1474 switch (wr->opcode) {
1475 case IB_WR_SEND_WITH_IMM:
1476 case IB_WR_RDMA_WRITE_WITH_IMM:
1477 return wr->ex.imm_data;
1478
1479 case IB_WR_SEND_WITH_INV:
1480 return cpu_to_be32(wr->ex.invalidate_rkey);
1481
1482 default:
1483 return 0;
1484 }
1485}
1486
225c7b1f
RD		 1487int mlx4_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr,
1488 struct ib_send_wr **bad_wr)
1489{
1490 struct mlx4_ib_qp *qp = to_mqp(ibqp);
1491 void *wqe;
1492 struct mlx4_wqe_ctrl_seg *ctrl;
6e694ea3 1493 struct mlx4_wqe_data_seg *dseg;
225c7b1f
RD		 1494 unsigned long flags;
1495 int nreq;
1496 int err = 0;
ea54b10c
JM		 1497 unsigned ind;
1498 int uninitialized_var(stamp);
1499 int uninitialized_var(size);
a3d8e159 1500 unsigned uninitialized_var(seglen);
225c7b1f
RD		 1501 int i;
1502
96db0e03 1503 spin_lock_irqsave(&qp->sq.lock, flags);
225c7b1f 1504
ea54b10c 1505 ind = qp->sq_next_wqe;
225c7b1f
RD		 1506
1507 for (nreq = 0; wr; ++nreq, wr = wr->next) {
1508 if (mlx4_wq_overflow(&qp->sq, nreq, qp->ibqp.send_cq)) {
1509 err = -ENOMEM;
1510 *bad_wr = wr;
1511 goto out;
1512 }
1513
1514 if (unlikely(wr->num_sge > qp->sq.max_gs)) {
1515 err = -EINVAL;
1516 *bad_wr = wr;
1517 goto out;
1518 }
1519
0e6e7416 1520 ctrl = wqe = get_send_wqe(qp, ind & (qp->sq.wqe_cnt - 1));
ea54b10c 1521 qp->sq.wrid[(qp->sq.head + nreq) & (qp->sq.wqe_cnt - 1)] = wr->wr_id;
225c7b1f
RD		 1522
1523 ctrl->srcrb_flags =
1524 (wr->send_flags & IB_SEND_SIGNALED ?
1525 cpu_to_be32(MLX4_WQE_CTRL_CQ_UPDATE) : 0) |
1526 (wr->send_flags & IB_SEND_SOLICITED ?
1527 cpu_to_be32(MLX4_WQE_CTRL_SOLICITED) : 0) |
8ff095ec
EC		 1528 ((wr->send_flags & IB_SEND_IP_CSUM) ?
1529 cpu_to_be32(MLX4_WQE_CTRL_IP_CSUM |
1530 MLX4_WQE_CTRL_TCP_UDP_CSUM) : 0) |
225c7b1f
RD		 1531 qp->sq_signal_bits;
1532
95d04f07 1533 ctrl->imm = send_ieth(wr);
225c7b1f
RD		 1534
1535 wqe += sizeof *ctrl;
1536 size = sizeof *ctrl / 16;
1537
1538 switch (ibqp->qp_type) {
1539 case IB_QPT_RC:
1540 case IB_QPT_UC:
1541 switch (wr->opcode) {
1542 case IB_WR_ATOMIC_CMP_AND_SWP:
1543 case IB_WR_ATOMIC_FETCH_AND_ADD:
0fbfa6a9
RD		 1544 set_raddr_seg(wqe, wr->wr.atomic.remote_addr,
1545 wr->wr.atomic.rkey);
225c7b1f
RD		 1546 wqe += sizeof (struct mlx4_wqe_raddr_seg);
1547
0fbfa6a9 1548 set_atomic_seg(wqe, wr);
225c7b1f 1549 wqe += sizeof (struct mlx4_wqe_atomic_seg);
0fbfa6a9 1550
225c7b1f
RD		 1551 size += (sizeof (struct mlx4_wqe_raddr_seg) +
1552 sizeof (struct mlx4_wqe_atomic_seg)) / 16;
1553
1554 break;
1555
1556 case IB_WR_RDMA_READ:
1557 case IB_WR_RDMA_WRITE:
1558 case IB_WR_RDMA_WRITE_WITH_IMM:
0fbfa6a9
RD		 1559 set_raddr_seg(wqe, wr->wr.rdma.remote_addr,
1560 wr->wr.rdma.rkey);
225c7b1f
RD		 1561 wqe += sizeof (struct mlx4_wqe_raddr_seg);
1562 size += sizeof (struct mlx4_wqe_raddr_seg) / 16;
225c7b1f 1563 break;
95d04f07
RD		 1564
1565 case IB_WR_LOCAL_INV:
1566 set_local_inv_seg(wqe, wr->ex.invalidate_rkey);
1567 wqe += sizeof (struct mlx4_wqe_local_inval_seg);
1568 size += sizeof (struct mlx4_wqe_local_inval_seg) / 16;
1569 break;
1570
1571 case IB_WR_FAST_REG_MR:
1572 set_fmr_seg(wqe, wr);
1573 wqe += sizeof (struct mlx4_wqe_fmr_seg);
1574 size += sizeof (struct mlx4_wqe_fmr_seg) / 16;
1575 break;
225c7b1f
RD		 1576
1577 default:
1578 /* No extra segments required for sends */
1579 break;
1580 }
1581 break;
1582
1583 case IB_QPT_UD:
0fbfa6a9 1584 set_datagram_seg(wqe, wr);
225c7b1f
RD		 1585 wqe += sizeof (struct mlx4_wqe_datagram_seg);
1586 size += sizeof (struct mlx4_wqe_datagram_seg) / 16;
b832be1e
EC		 1587
1588 if (wr->opcode == IB_WR_LSO) {
1589 err = build_lso_seg(wqe, wr, qp, &seglen);
1590 if (unlikely(err)) {
1591 *bad_wr = wr;
1592 goto out;
1593 }
1594 wqe += seglen;
1595 size += seglen / 16;
1596 }
225c7b1f
RD		 1597 break;
1598
1599 case IB_QPT_SMI:
1600 case IB_QPT_GSI:
f438000f
RD		 1601 err = build_mlx_header(to_msqp(qp), wr, ctrl, &seglen);
1602 if (unlikely(err)) {
225c7b1f
RD		 1603 *bad_wr = wr;
1604 goto out;
1605 }
f438000f
RD		 1606 wqe += seglen;
1607 size += seglen / 16;
225c7b1f
RD		 1608 break;
1609
1610 default:
1611 break;
1612 }
1613
6e694ea3
JM		 1614 /*
1615 * Write data segments in reverse order, so as to
1616 * overwrite cacheline stamp last within each
1617 * cacheline. This avoids issues with WQE
1618 * prefetching.
1619 */
225c7b1f 1620
6e694ea3
JM		 1621 dseg = wqe;
1622 dseg += wr->num_sge - 1;
1623 size += wr->num_sge * (sizeof (struct mlx4_wqe_data_seg) / 16);
225c7b1f
RD		 1624
1625 /* Add one more inline data segment for ICRC for MLX sends */
6e694ea3
JM		 1626 if (unlikely(qp->ibqp.qp_type == IB_QPT_SMI ||
1627 qp->ibqp.qp_type == IB_QPT_GSI)) {
1628 set_mlx_icrc_seg(dseg + 1);
225c7b1f
RD		 1629 size += sizeof (struct mlx4_wqe_data_seg) / 16;
1630 }
1631
6e694ea3
JM		 1632 for (i = wr->num_sge - 1; i >= 0; --i, --dseg)
1633 set_data_seg(dseg, wr->sg_list + i);
1634
225c7b1f
RD		 1635 ctrl->fence_size = (wr->send_flags & IB_SEND_FENCE ?
1636 MLX4_WQE_CTRL_FENCE : 0) | size;
1637
1638 /*
1639 * Make sure descriptor is fully written before
1640 * setting ownership bit (because HW can start
1641 * executing as soon as we do).
1642 */
1643 wmb();
1644
59b0ed12 1645 if (wr->opcode < 0 || wr->opcode >= ARRAY_SIZE(mlx4_ib_opcode)) {
225c7b1f
RD		 1646 err = -EINVAL;
1647 goto out;
1648 }
1649
1650 ctrl->owner_opcode = mlx4_ib_opcode[wr->opcode] |
0e6e7416
RD		 1651 (ind & qp->sq.wqe_cnt ? cpu_to_be32(1 << 31) : 0);
1652
ea54b10c
JM		 1653 stamp = ind + qp->sq_spare_wqes;
1654 ind += DIV_ROUND_UP(size * 16, 1U << qp->sq.wqe_shift);
1655
0e6e7416
RD		 1656 /*
1657 * We can improve latency by not stamping the last
1658 * send queue WQE until after ringing the doorbell, so
1659 * only stamp here if there are still more WQEs to post.
ea54b10c
JM		 1660 *
1661 * Same optimization applies to padding with NOP wqe
1662 * in case of WQE shrinking (used to prevent wrap-around
1663 * in the middle of WR).
0e6e7416 1664 */
ea54b10c
JM		 1665 if (wr->next) {
1666 stamp_send_wqe(qp, stamp, size * 16);
1667 ind = pad_wraparound(qp, ind);
1668 }
225c7b1f 1669
225c7b1f
RD		 1670 }
1671
1672out:
1673 if (likely(nreq)) {
1674 qp->sq.head += nreq;
1675
1676 /*
1677 * Make sure that descriptors are written before
1678 * doorbell record.
1679 */
1680 wmb();
1681
1682 writel(qp->doorbell_qpn,
1683 to_mdev(ibqp->device)->uar_map + MLX4_SEND_DOORBELL);
1684
1685 /*
1686 * Make sure doorbells don't leak out of SQ spinlock
1687 * and reach the HCA out of order.
1688 */
1689 mmiowb();
0e6e7416 1690
ea54b10c
JM		 1691 stamp_send_wqe(qp, stamp, size * 16);
1692
1693 ind = pad_wraparound(qp, ind);
1694 qp->sq_next_wqe = ind;
225c7b1f
RD		 1695 }
1696
96db0e03 1697 spin_unlock_irqrestore(&qp->sq.lock, flags);
225c7b1f
RD		 1698
1699 return err;
1700}
1701
1702int mlx4_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr,
1703 struct ib_recv_wr **bad_wr)
1704{
1705 struct mlx4_ib_qp *qp = to_mqp(ibqp);
1706 struct mlx4_wqe_data_seg *scat;
1707 unsigned long flags;
1708 int err = 0;
1709 int nreq;
1710 int ind;
1711 int i;
1712
1713 spin_lock_irqsave(&qp->rq.lock, flags);
1714
0e6e7416 1715 ind = qp->rq.head & (qp->rq.wqe_cnt - 1);
225c7b1f
RD		 1716
1717 for (nreq = 0; wr; ++nreq, wr = wr->next) {
1718 if (mlx4_wq_overflow(&qp->rq, nreq, qp->ibqp.send_cq)) {
1719 err = -ENOMEM;
1720 *bad_wr = wr;
1721 goto out;
1722 }
1723
1724 if (unlikely(wr->num_sge > qp->rq.max_gs)) {
1725 err = -EINVAL;
1726 *bad_wr = wr;
1727 goto out;
1728 }
1729
1730 scat = get_recv_wqe(qp, ind);
1731
2242fa4f
RD		 1732 for (i = 0; i < wr->num_sge; ++i)
1733 __set_data_seg(scat + i, wr->sg_list + i);
225c7b1f
RD		 1734
1735 if (i < qp->rq.max_gs) {
1736 scat[i].byte_count = 0;
1737 scat[i].lkey = cpu_to_be32(MLX4_INVALID_LKEY);
1738 scat[i].addr = 0;
1739 }
1740
1741 qp->rq.wrid[ind] = wr->wr_id;
1742
0e6e7416 1743 ind = (ind + 1) & (qp->rq.wqe_cnt - 1);
225c7b1f
RD		 1744 }
1745
1746out:
1747 if (likely(nreq)) {
1748 qp->rq.head += nreq;
1749
1750 /*
1751 * Make sure that descriptors are written before
1752 * doorbell record.
1753 */
1754 wmb();
1755
1756 *qp->db.db = cpu_to_be32(qp->rq.head & 0xffff);
1757 }
1758
1759 spin_unlock_irqrestore(&qp->rq.lock, flags);
1760
1761 return err;
1762}
6a775e2b
JM		 1763
1764static inline enum ib_qp_state to_ib_qp_state(enum mlx4_qp_state mlx4_state)
1765{
1766 switch (mlx4_state) {
1767 case MLX4_QP_STATE_RST: return IB_QPS_RESET;
1768 case MLX4_QP_STATE_INIT: return IB_QPS_INIT;
1769 case MLX4_QP_STATE_RTR: return IB_QPS_RTR;
1770 case MLX4_QP_STATE_RTS: return IB_QPS_RTS;
1771 case MLX4_QP_STATE_SQ_DRAINING:
1772 case MLX4_QP_STATE_SQD: return IB_QPS_SQD;
1773 case MLX4_QP_STATE_SQER: return IB_QPS_SQE;
1774 case MLX4_QP_STATE_ERR: return IB_QPS_ERR;
1775 default: return -1;
1776 }
1777}
1778
1779static inline enum ib_mig_state to_ib_mig_state(int mlx4_mig_state)
1780{
1781 switch (mlx4_mig_state) {
1782 case MLX4_QP_PM_ARMED: return IB_MIG_ARMED;
1783 case MLX4_QP_PM_REARM: return IB_MIG_REARM;
1784 case MLX4_QP_PM_MIGRATED: return IB_MIG_MIGRATED;
1785 default: return -1;
1786 }
1787}
1788
1789static int to_ib_qp_access_flags(int mlx4_flags)
1790{
1791 int ib_flags = 0;
1792
1793 if (mlx4_flags & MLX4_QP_BIT_RRE)
1794 ib_flags |= IB_ACCESS_REMOTE_READ;
1795 if (mlx4_flags & MLX4_QP_BIT_RWE)
1796 ib_flags |= IB_ACCESS_REMOTE_WRITE;
1797 if (mlx4_flags & MLX4_QP_BIT_RAE)
1798 ib_flags |= IB_ACCESS_REMOTE_ATOMIC;
1799
1800 return ib_flags;
1801}
1802
1803static void to_ib_ah_attr(struct mlx4_dev *dev, struct ib_ah_attr *ib_ah_attr,
1804 struct mlx4_qp_path *path)
1805{
8fcea95a 1806 memset(ib_ah_attr, 0, sizeof *ib_ah_attr);
6a775e2b
JM		 1807 ib_ah_attr->port_num = path->sched_queue & 0x40 ? 2 : 1;
1808
1809 if (ib_ah_attr->port_num == 0 || ib_ah_attr->port_num > dev->caps.num_ports)
1810 return;
1811
1812 ib_ah_attr->dlid = be16_to_cpu(path->rlid);
1813 ib_ah_attr->sl = (path->sched_queue >> 2) & 0xf;
1814 ib_ah_attr->src_path_bits = path->grh_mylmc & 0x7f;
1815 ib_ah_attr->static_rate = path->static_rate ? path->static_rate - 5 : 0;
1816 ib_ah_attr->ah_flags = (path->grh_mylmc & (1 << 7)) ? IB_AH_GRH : 0;
1817 if (ib_ah_attr->ah_flags) {
1818 ib_ah_attr->grh.sgid_index = path->mgid_index;
1819 ib_ah_attr->grh.hop_limit = path->hop_limit;
1820 ib_ah_attr->grh.traffic_class =
1821 (be32_to_cpu(path->tclass_flowlabel) >> 20) & 0xff;
1822 ib_ah_attr->grh.flow_label =
586bb586 1823 be32_to_cpu(path->tclass_flowlabel) & 0xfffff;
6a775e2b
JM		 1824 memcpy(ib_ah_attr->grh.dgid.raw,
1825 path->rgid, sizeof ib_ah_attr->grh.dgid.raw);
1826 }
1827}
1828
1829int mlx4_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask,
1830 struct ib_qp_init_attr *qp_init_attr)
1831{
1832 struct mlx4_ib_dev *dev = to_mdev(ibqp->device);
1833 struct mlx4_ib_qp *qp = to_mqp(ibqp);
1834 struct mlx4_qp_context context;
1835 int mlx4_state;
0df67030
DB		 1836 int err = 0;
1837
1838 mutex_lock(&qp->mutex);
6a775e2b
JM		 1839
1840 if (qp->state == IB_QPS_RESET) {
1841 qp_attr->qp_state = IB_QPS_RESET;
1842 goto done;
1843 }
1844
1845 err = mlx4_qp_query(dev->dev, &qp->mqp, &context);
0df67030
DB		 1846 if (err) {
1847 err = -EINVAL;
1848 goto out;
1849 }
6a775e2b
JM		 1850
1851 mlx4_state = be32_to_cpu(context.flags) >> 28;
1852
0df67030
DB		 1853 qp->state = to_ib_qp_state(mlx4_state);
1854 qp_attr->qp_state = qp->state;
6a775e2b
JM		 1855 qp_attr->path_mtu = context.mtu_msgmax >> 5;
1856 qp_attr->path_mig_state =
1857 to_ib_mig_state((be32_to_cpu(context.flags) >> 11) & 0x3);
1858 qp_attr->qkey = be32_to_cpu(context.qkey);
1859 qp_attr->rq_psn = be32_to_cpu(context.rnr_nextrecvpsn) & 0xffffff;
1860 qp_attr->sq_psn = be32_to_cpu(context.next_send_psn) & 0xffffff;
1861 qp_attr->dest_qp_num = be32_to_cpu(context.remote_qpn) & 0xffffff;
1862 qp_attr->qp_access_flags =
1863 to_ib_qp_access_flags(be32_to_cpu(context.params2));
1864
1865 if (qp->ibqp.qp_type == IB_QPT_RC || qp->ibqp.qp_type == IB_QPT_UC) {
1866 to_ib_ah_attr(dev->dev, &qp_attr->ah_attr, &context.pri_path);
1867 to_ib_ah_attr(dev->dev, &qp_attr->alt_ah_attr, &context.alt_path);
1868 qp_attr->alt_pkey_index = context.alt_path.pkey_index & 0x7f;
1869 qp_attr->alt_port_num = qp_attr->alt_ah_attr.port_num;
1870 }
1871
1872 qp_attr->pkey_index = context.pri_path.pkey_index & 0x7f;
1c27cb71
JM		 1873 if (qp_attr->qp_state == IB_QPS_INIT)
1874 qp_attr->port_num = qp->port;
1875 else
1876 qp_attr->port_num = context.pri_path.sched_queue & 0x40 ? 2 : 1;
6a775e2b
JM		 1877
1878 /* qp_attr->en_sqd_async_notify is only applicable in modify qp */
1879 qp_attr->sq_draining = mlx4_state == MLX4_QP_STATE_SQ_DRAINING;
1880
1881 qp_attr->max_rd_atomic = 1 << ((be32_to_cpu(context.params1) >> 21) & 0x7);
1882
1883 qp_attr->max_dest_rd_atomic =
1884 1 << ((be32_to_cpu(context.params2) >> 21) & 0x7);
1885 qp_attr->min_rnr_timer =
1886 (be32_to_cpu(context.rnr_nextrecvpsn) >> 24) & 0x1f;
1887 qp_attr->timeout = context.pri_path.ackto >> 3;
1888 qp_attr->retry_cnt = (be32_to_cpu(context.params1) >> 16) & 0x7;
1889 qp_attr->rnr_retry = (be32_to_cpu(context.params1) >> 13) & 0x7;
1890 qp_attr->alt_timeout = context.alt_path.ackto >> 3;
1891
1892done:
1893 qp_attr->cur_qp_state = qp_attr->qp_state;
7f5eb9bb
RD		 1894 qp_attr->cap.max_recv_wr = qp->rq.wqe_cnt;
1895 qp_attr->cap.max_recv_sge = qp->rq.max_gs;
1896
6a775e2b 1897 if (!ibqp->uobject) {
7f5eb9bb
RD		 1898 qp_attr->cap.max_send_wr = qp->sq.wqe_cnt;
1899 qp_attr->cap.max_send_sge = qp->sq.max_gs;
1900 } else {
1901 qp_attr->cap.max_send_wr = 0;
1902 qp_attr->cap.max_send_sge = 0;
6a775e2b
JM		 1903 }
1904
7f5eb9bb
RD		 1905 /*
1906 * We don't support inline sends for kernel QPs (yet), and we
1907 * don't know what userspace's value should be.
1908 */
1909 qp_attr->cap.max_inline_data = 0;
1910
1911 qp_init_attr->cap = qp_attr->cap;
1912
521e575b
RL		 1913 qp_init_attr->create_flags = 0;
1914 if (qp->flags & MLX4_IB_QP_BLOCK_MULTICAST_LOOPBACK)
1915 qp_init_attr->create_flags |= IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK;
1916
1917 if (qp->flags & MLX4_IB_QP_LSO)
1918 qp_init_attr->create_flags |= IB_QP_CREATE_IPOIB_UD_LSO;
1919
0df67030
DB		 1920out:
1921 mutex_unlock(&qp->mutex);
1922 return err;
6a775e2b
JM		 1923}
1924
Linux 6.x block layer and io_uring tree(s)