projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon: use hw cts/n values for deep color
[linux-2.6-block.git] / drivers / gpu / drm / radeon / atombios_crtc.c
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2007-8 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
11 *
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21 * OTHER DEALINGS IN THE SOFTWARE.
22 *
23 * Authors: Dave Airlie
24 * Alex Deucher
25 */
26#include <drm/drmP.h>
27#include <drm/drm_crtc_helper.h>
28#include <drm/radeon_drm.h>
68adac5e 29#include <drm/drm_fixed.h>
771fe6b9
JG		 30#include "radeon.h"
31#include "atom.h"
32#include "atom-bits.h"
33
c93bb85b
JG		 34static void atombios_overscan_setup(struct drm_crtc *crtc,
35 struct drm_display_mode *mode,
36 struct drm_display_mode *adjusted_mode)
37{
38 struct drm_device *dev = crtc->dev;
39 struct radeon_device *rdev = dev->dev_private;
40 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
41 SET_CRTC_OVERSCAN_PS_ALLOCATION args;
42 int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_OverScan);
43 int a1, a2;
44
45 memset(&args, 0, sizeof(args));
46
c93bb85b
JG		 47 args.ucCRTC = radeon_crtc->crtc_id;
48
49 switch (radeon_crtc->rmx_type) {
50 case RMX_CENTER:
4589433c
CC		 51 args.usOverscanTop = cpu_to_le16((adjusted_mode->crtc_vdisplay - mode->crtc_vdisplay) / 2);
52 args.usOverscanBottom = cpu_to_le16((adjusted_mode->crtc_vdisplay - mode->crtc_vdisplay) / 2);
53 args.usOverscanLeft = cpu_to_le16((adjusted_mode->crtc_hdisplay - mode->crtc_hdisplay) / 2);
54 args.usOverscanRight = cpu_to_le16((adjusted_mode->crtc_hdisplay - mode->crtc_hdisplay) / 2);
c93bb85b
JG		 55 break;
56 case RMX_ASPECT:
57 a1 = mode->crtc_vdisplay * adjusted_mode->crtc_hdisplay;
58 a2 = adjusted_mode->crtc_vdisplay * mode->crtc_hdisplay;
59
60 if (a1 > a2) {
4589433c
CC		 61 args.usOverscanLeft = cpu_to_le16((adjusted_mode->crtc_hdisplay - (a2 / mode->crtc_vdisplay)) / 2);
62 args.usOverscanRight = cpu_to_le16((adjusted_mode->crtc_hdisplay - (a2 / mode->crtc_vdisplay)) / 2);
c93bb85b 63 } else if (a2 > a1) {
942b0e95
AD		 64 args.usOverscanTop = cpu_to_le16((adjusted_mode->crtc_vdisplay - (a1 / mode->crtc_hdisplay)) / 2);
65 args.usOverscanBottom = cpu_to_le16((adjusted_mode->crtc_vdisplay - (a1 / mode->crtc_hdisplay)) / 2);
c93bb85b 66 }
c93bb85b
JG		 67 break;
68 case RMX_FULL:
69 default:
4589433c
CC		 70 args.usOverscanRight = cpu_to_le16(radeon_crtc->h_border);
71 args.usOverscanLeft = cpu_to_le16(radeon_crtc->h_border);
72 args.usOverscanBottom = cpu_to_le16(radeon_crtc->v_border);
73 args.usOverscanTop = cpu_to_le16(radeon_crtc->v_border);
c93bb85b
JG		 74 break;
75 }
5b1714d3 76 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
c93bb85b
JG		 77}
78
79static void atombios_scaler_setup(struct drm_crtc *crtc)
80{
81 struct drm_device *dev = crtc->dev;
82 struct radeon_device *rdev = dev->dev_private;
83 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
84 ENABLE_SCALER_PS_ALLOCATION args;
85 int index = GetIndexIntoMasterTable(COMMAND, EnableScaler);
5df3196b
AD		 86 struct radeon_encoder *radeon_encoder =
87 to_radeon_encoder(radeon_crtc->encoder);
c93bb85b
JG		 88 /* fixme - fill in enc_priv for atom dac */
89 enum radeon_tv_std tv_std = TV_STD_NTSC;
4ce001ab 90 bool is_tv = false, is_cv = false;
c93bb85b
JG		 91
92 if (!ASIC_IS_AVIVO(rdev) && radeon_crtc->crtc_id)
93 return;
94
5df3196b
AD		 95 if (radeon_encoder->active_device & ATOM_DEVICE_TV_SUPPORT) {
96 struct radeon_encoder_atom_dac *tv_dac = radeon_encoder->enc_priv;
97 tv_std = tv_dac->tv_std;
98 is_tv = true;
4ce001ab
DA		 99 }
100
c93bb85b
JG		 101 memset(&args, 0, sizeof(args));
102
103 args.ucScaler = radeon_crtc->crtc_id;
104
4ce001ab 105 if (is_tv) {
c93bb85b
JG		 106 switch (tv_std) {
107 case TV_STD_NTSC:
108 default:
109 args.ucTVStandard = ATOM_TV_NTSC;
110 break;
111 case TV_STD_PAL:
112 args.ucTVStandard = ATOM_TV_PAL;
113 break;
114 case TV_STD_PAL_M:
115 args.ucTVStandard = ATOM_TV_PALM;
116 break;
117 case TV_STD_PAL_60:
118 args.ucTVStandard = ATOM_TV_PAL60;
119 break;
120 case TV_STD_NTSC_J:
121 args.ucTVStandard = ATOM_TV_NTSCJ;
122 break;
123 case TV_STD_SCART_PAL:
124 args.ucTVStandard = ATOM_TV_PAL; /* ??? */
125 break;
126 case TV_STD_SECAM:
127 args.ucTVStandard = ATOM_TV_SECAM;
128 break;
129 case TV_STD_PAL_CN:
130 args.ucTVStandard = ATOM_TV_PALCN;
131 break;
132 }
133 args.ucEnable = SCALER_ENABLE_MULTITAP_MODE;
4ce001ab 134 } else if (is_cv) {
c93bb85b
JG		 135 args.ucTVStandard = ATOM_TV_CV;
136 args.ucEnable = SCALER_ENABLE_MULTITAP_MODE;
137 } else {
138 switch (radeon_crtc->rmx_type) {
139 case RMX_FULL:
140 args.ucEnable = ATOM_SCALER_EXPANSION;
141 break;
142 case RMX_CENTER:
143 args.ucEnable = ATOM_SCALER_CENTER;
144 break;
145 case RMX_ASPECT:
146 args.ucEnable = ATOM_SCALER_EXPANSION;
147 break;
148 default:
149 if (ASIC_IS_AVIVO(rdev))
150 args.ucEnable = ATOM_SCALER_DISABLE;
151 else
152 args.ucEnable = ATOM_SCALER_CENTER;
153 break;
154 }
155 }
156 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
4ce001ab
DA		 157 if ((is_tv || is_cv)
158 && rdev->family >= CHIP_RV515 && rdev->family <= CHIP_R580) {
159 atom_rv515_force_tv_scaler(rdev, radeon_crtc);
c93bb85b
JG		 160 }
161}
162
771fe6b9
JG		 163static void atombios_lock_crtc(struct drm_crtc *crtc, int lock)
164{
165 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
166 struct drm_device *dev = crtc->dev;
167 struct radeon_device *rdev = dev->dev_private;
168 int index =
169 GetIndexIntoMasterTable(COMMAND, UpdateCRTC_DoubleBufferRegisters);
170 ENABLE_CRTC_PS_ALLOCATION args;
171
172 memset(&args, 0, sizeof(args));
173
174 args.ucCRTC = radeon_crtc->crtc_id;
175 args.ucEnable = lock;
176
177 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
178}
179
180static void atombios_enable_crtc(struct drm_crtc *crtc, int state)
181{
182 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
183 struct drm_device *dev = crtc->dev;
184 struct radeon_device *rdev = dev->dev_private;
185 int index = GetIndexIntoMasterTable(COMMAND, EnableCRTC);
186 ENABLE_CRTC_PS_ALLOCATION args;
187
188 memset(&args, 0, sizeof(args));
189
190 args.ucCRTC = radeon_crtc->crtc_id;
191 args.ucEnable = state;
192
193 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
194}
195
196static void atombios_enable_crtc_memreq(struct drm_crtc *crtc, int state)
197{
198 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
199 struct drm_device *dev = crtc->dev;
200 struct radeon_device *rdev = dev->dev_private;
201 int index = GetIndexIntoMasterTable(COMMAND, EnableCRTCMemReq);
202 ENABLE_CRTC_PS_ALLOCATION args;
203
204 memset(&args, 0, sizeof(args));
205
206 args.ucCRTC = radeon_crtc->crtc_id;
207 args.ucEnable = state;
208
209 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
210}
211
78fe9e54
AD		 212static const u32 vga_control_regs[6] =
213{
214 AVIVO_D1VGA_CONTROL,
215 AVIVO_D2VGA_CONTROL,
216 EVERGREEN_D3VGA_CONTROL,
217 EVERGREEN_D4VGA_CONTROL,
218 EVERGREEN_D5VGA_CONTROL,
219 EVERGREEN_D6VGA_CONTROL,
220};
221
771fe6b9
JG		 222static void atombios_blank_crtc(struct drm_crtc *crtc, int state)
223{
224 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
225 struct drm_device *dev = crtc->dev;
226 struct radeon_device *rdev = dev->dev_private;
227 int index = GetIndexIntoMasterTable(COMMAND, BlankCRTC);
228 BLANK_CRTC_PS_ALLOCATION args;
78fe9e54 229 u32 vga_control = 0;
771fe6b9
JG		 230
231 memset(&args, 0, sizeof(args));
232
78fe9e54
AD		 233 if (ASIC_IS_DCE8(rdev)) {
234 vga_control = RREG32(vga_control_regs[radeon_crtc->crtc_id]);
235 WREG32(vga_control_regs[radeon_crtc->crtc_id], vga_control | 1);
236 }
237
771fe6b9
JG		 238 args.ucCRTC = radeon_crtc->crtc_id;
239 args.ucBlanking = state;
240
241 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
78fe9e54
AD		 242
243 if (ASIC_IS_DCE8(rdev)) {
244 WREG32(vga_control_regs[radeon_crtc->crtc_id], vga_control);
245 }
771fe6b9
JG		 246}
247
fef9f91f
AD		 248static void atombios_powergate_crtc(struct drm_crtc *crtc, int state)
249{
250 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
251 struct drm_device *dev = crtc->dev;
252 struct radeon_device *rdev = dev->dev_private;
253 int index = GetIndexIntoMasterTable(COMMAND, EnableDispPowerGating);
254 ENABLE_DISP_POWER_GATING_PARAMETERS_V2_1 args;
255
256 memset(&args, 0, sizeof(args));
257
258 args.ucDispPipeId = radeon_crtc->crtc_id;
259 args.ucEnable = state;
260
261 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
262}
263
771fe6b9
JG		 264void atombios_crtc_dpms(struct drm_crtc *crtc, int mode)
265{
266 struct drm_device *dev = crtc->dev;
267 struct radeon_device *rdev = dev->dev_private;
500b7587 268 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
771fe6b9
JG		 269
270 switch (mode) {
271 case DRM_MODE_DPMS_ON:
d7311171
AD		 272 radeon_crtc->enabled = true;
273 /* adjust pm to dpms changes BEFORE enabling crtcs */
274 radeon_pm_compute_clocks(rdev);
37b4390e 275 atombios_enable_crtc(crtc, ATOM_ENABLE);
79f17c64 276 if (ASIC_IS_DCE3(rdev) && !ASIC_IS_DCE6(rdev))
37b4390e
AD		 277 atombios_enable_crtc_memreq(crtc, ATOM_ENABLE);
278 atombios_blank_crtc(crtc, ATOM_DISABLE);
45f9a39b 279 drm_vblank_post_modeset(dev, radeon_crtc->crtc_id);
500b7587 280 radeon_crtc_load_lut(crtc);
771fe6b9
JG		 281 break;
282 case DRM_MODE_DPMS_STANDBY:
283 case DRM_MODE_DPMS_SUSPEND:
284 case DRM_MODE_DPMS_OFF:
45f9a39b 285 drm_vblank_pre_modeset(dev, radeon_crtc->crtc_id);
a93f344d
AD		 286 if (radeon_crtc->enabled)
287 atombios_blank_crtc(crtc, ATOM_ENABLE);
79f17c64 288 if (ASIC_IS_DCE3(rdev) && !ASIC_IS_DCE6(rdev))
37b4390e
AD		 289 atombios_enable_crtc_memreq(crtc, ATOM_DISABLE);
290 atombios_enable_crtc(crtc, ATOM_DISABLE);
a48b9b4e 291 radeon_crtc->enabled = false;
d7311171
AD		 292 /* adjust pm to dpms changes AFTER disabling crtcs */
293 radeon_pm_compute_clocks(rdev);
771fe6b9
JG		 294 break;
295 }
771fe6b9
JG		 296}
297
298static void
299atombios_set_crtc_dtd_timing(struct drm_crtc *crtc,
5a9bcacc 300 struct drm_display_mode *mode)
771fe6b9 301{
5a9bcacc 302 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
771fe6b9
JG		 303 struct drm_device *dev = crtc->dev;
304 struct radeon_device *rdev = dev->dev_private;
5a9bcacc 305 SET_CRTC_USING_DTD_TIMING_PARAMETERS args;
771fe6b9 306 int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_UsingDTDTiming);
5a9bcacc 307 u16 misc = 0;
771fe6b9 308
5a9bcacc 309 memset(&args, 0, sizeof(args));
5b1714d3 310 args.usH_Size = cpu_to_le16(mode->crtc_hdisplay - (radeon_crtc->h_border * 2));
5a9bcacc 311 args.usH_Blanking_Time =
5b1714d3
AD		 312 cpu_to_le16(mode->crtc_hblank_end - mode->crtc_hdisplay + (radeon_crtc->h_border * 2));
313 args.usV_Size = cpu_to_le16(mode->crtc_vdisplay - (radeon_crtc->v_border * 2));
5a9bcacc 314 args.usV_Blanking_Time =
5b1714d3 315 cpu_to_le16(mode->crtc_vblank_end - mode->crtc_vdisplay + (radeon_crtc->v_border * 2));
5a9bcacc 316 args.usH_SyncOffset =
5b1714d3 317 cpu_to_le16(mode->crtc_hsync_start - mode->crtc_hdisplay + radeon_crtc->h_border);
5a9bcacc
AD		 318 args.usH_SyncWidth =
319 cpu_to_le16(mode->crtc_hsync_end - mode->crtc_hsync_start);
320 args.usV_SyncOffset =
5b1714d3 321 cpu_to_le16(mode->crtc_vsync_start - mode->crtc_vdisplay + radeon_crtc->v_border);
5a9bcacc
AD		 322 args.usV_SyncWidth =
323 cpu_to_le16(mode->crtc_vsync_end - mode->crtc_vsync_start);
5b1714d3
AD		 324 args.ucH_Border = radeon_crtc->h_border;
325 args.ucV_Border = radeon_crtc->v_border;
5a9bcacc
AD		 326
327 if (mode->flags & DRM_MODE_FLAG_NVSYNC)
328 misc |= ATOM_VSYNC_POLARITY;
329 if (mode->flags & DRM_MODE_FLAG_NHSYNC)
330 misc |= ATOM_HSYNC_POLARITY;
331 if (mode->flags & DRM_MODE_FLAG_CSYNC)
332 misc |= ATOM_COMPOSITESYNC;
333 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
334 misc |= ATOM_INTERLACE;
335 if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
336 misc |= ATOM_DOUBLE_CLOCK_MODE;
337
338 args.susModeMiscInfo.usAccess = cpu_to_le16(misc);
339 args.ucCRTC = radeon_crtc->crtc_id;
771fe6b9 340
5a9bcacc 341 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
771fe6b9
JG		 342}
343
5a9bcacc
AD		 344static void atombios_crtc_set_timing(struct drm_crtc *crtc,
345 struct drm_display_mode *mode)
771fe6b9 346{
5a9bcacc 347 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
771fe6b9
JG		 348 struct drm_device *dev = crtc->dev;
349 struct radeon_device *rdev = dev->dev_private;
5a9bcacc 350 SET_CRTC_TIMING_PARAMETERS_PS_ALLOCATION args;
771fe6b9 351 int index = GetIndexIntoMasterTable(COMMAND, SetCRTC_Timing);
5a9bcacc 352 u16 misc = 0;
771fe6b9 353
5a9bcacc
AD		 354 memset(&args, 0, sizeof(args));
355 args.usH_Total = cpu_to_le16(mode->crtc_htotal);
356 args.usH_Disp = cpu_to_le16(mode->crtc_hdisplay);
357 args.usH_SyncStart = cpu_to_le16(mode->crtc_hsync_start);
358 args.usH_SyncWidth =
359 cpu_to_le16(mode->crtc_hsync_end - mode->crtc_hsync_start);
360 args.usV_Total = cpu_to_le16(mode->crtc_vtotal);
361 args.usV_Disp = cpu_to_le16(mode->crtc_vdisplay);
362 args.usV_SyncStart = cpu_to_le16(mode->crtc_vsync_start);
363 args.usV_SyncWidth =
364 cpu_to_le16(mode->crtc_vsync_end - mode->crtc_vsync_start);
365
54bfe496
AD		 366 args.ucOverscanRight = radeon_crtc->h_border;
367 args.ucOverscanLeft = radeon_crtc->h_border;
368 args.ucOverscanBottom = radeon_crtc->v_border;
369 args.ucOverscanTop = radeon_crtc->v_border;
370
5a9bcacc
AD		 371 if (mode->flags & DRM_MODE_FLAG_NVSYNC)
372 misc |= ATOM_VSYNC_POLARITY;
373 if (mode->flags & DRM_MODE_FLAG_NHSYNC)
374 misc |= ATOM_HSYNC_POLARITY;
375 if (mode->flags & DRM_MODE_FLAG_CSYNC)
376 misc |= ATOM_COMPOSITESYNC;
377 if (mode->flags & DRM_MODE_FLAG_INTERLACE)
378 misc |= ATOM_INTERLACE;
379 if (mode->flags & DRM_MODE_FLAG_DBLSCAN)
380 misc |= ATOM_DOUBLE_CLOCK_MODE;
381
382 args.susModeMiscInfo.usAccess = cpu_to_le16(misc);
383 args.ucCRTC = radeon_crtc->crtc_id;
771fe6b9 384
5a9bcacc 385 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
771fe6b9
JG		 386}
387
3fa47d9e 388static void atombios_disable_ss(struct radeon_device *rdev, int pll_id)
b792210e 389{
b792210e
AD		 390 u32 ss_cntl;
391
392 if (ASIC_IS_DCE4(rdev)) {
3fa47d9e 393 switch (pll_id) {
b792210e
AD		 394 case ATOM_PPLL1:
395 ss_cntl = RREG32(EVERGREEN_P1PLL_SS_CNTL);
396 ss_cntl &= ~EVERGREEN_PxPLL_SS_EN;
397 WREG32(EVERGREEN_P1PLL_SS_CNTL, ss_cntl);
398 break;
399 case ATOM_PPLL2:
400 ss_cntl = RREG32(EVERGREEN_P2PLL_SS_CNTL);
401 ss_cntl &= ~EVERGREEN_PxPLL_SS_EN;
402 WREG32(EVERGREEN_P2PLL_SS_CNTL, ss_cntl);
403 break;
404 case ATOM_DCPLL:
405 case ATOM_PPLL_INVALID:
406 return;
407 }
408 } else if (ASIC_IS_AVIVO(rdev)) {
3fa47d9e 409 switch (pll_id) {
b792210e
AD		 410 case ATOM_PPLL1:
411 ss_cntl = RREG32(AVIVO_P1PLL_INT_SS_CNTL);
412 ss_cntl &= ~1;
413 WREG32(AVIVO_P1PLL_INT_SS_CNTL, ss_cntl);
414 break;
415 case ATOM_PPLL2:
416 ss_cntl = RREG32(AVIVO_P2PLL_INT_SS_CNTL);
417 ss_cntl &= ~1;
418 WREG32(AVIVO_P2PLL_INT_SS_CNTL, ss_cntl);
419 break;
420 case ATOM_DCPLL:
421 case ATOM_PPLL_INVALID:
422 return;
423 }
424 }
425}
426
427
26b9fc3a 428union atom_enable_ss {
ba032a58
AD		 429 ENABLE_LVDS_SS_PARAMETERS lvds_ss;
430 ENABLE_LVDS_SS_PARAMETERS_V2 lvds_ss_2;
26b9fc3a 431 ENABLE_SPREAD_SPECTRUM_ON_PPLL_PS_ALLOCATION v1;
ba032a58 432 ENABLE_SPREAD_SPECTRUM_ON_PPLL_V2 v2;
a572eaa3 433 ENABLE_SPREAD_SPECTRUM_ON_PPLL_V3 v3;
26b9fc3a
AD		 434};
435
3fa47d9e 436static void atombios_crtc_program_ss(struct radeon_device *rdev,
ba032a58
AD		 437 int enable,
438 int pll_id,
5efcc76c 439 int crtc_id,
ba032a58 440 struct radeon_atom_ss *ss)
ebbe1cb9 441{
5efcc76c 442 unsigned i;
ebbe1cb9 443 int index = GetIndexIntoMasterTable(COMMAND, EnableSpreadSpectrumOnPPLL);
26b9fc3a 444 union atom_enable_ss args;
ebbe1cb9 445
c4756baa
AD		 446 if (enable) {
447 /* Don't mess with SS if percentage is 0 or external ss.
448 * SS is already disabled previously, and disabling it
449 * again can cause display problems if the pll is already
450 * programmed.
451 */
452 if (ss->percentage == 0)
453 return;
454 if (ss->type & ATOM_EXTERNAL_SS_MASK)
455 return;
456 } else {
53176706 457 for (i = 0; i < rdev->num_crtc; i++) {
5efcc76c
JG		 458 if (rdev->mode_info.crtcs[i] &&
459 rdev->mode_info.crtcs[i]->enabled &&
460 i != crtc_id &&
461 pll_id == rdev->mode_info.crtcs[i]->pll_id) {
462 /* one other crtc is using this pll don't turn
463 * off spread spectrum as it might turn off
464 * display on active crtc
465 */
466 return;
467 }
468 }
469 }
470
ba032a58 471 memset(&args, 0, sizeof(args));
bcc1c2a1 472
a572eaa3 473 if (ASIC_IS_DCE5(rdev)) {
4589433c 474 args.v3.usSpreadSpectrumAmountFrac = cpu_to_le16(0);
8e8e523d 475 args.v3.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
a572eaa3
AD		 476 switch (pll_id) {
477 case ATOM_PPLL1:
478 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_P1PLL;
a572eaa3
AD		 479 break;
480 case ATOM_PPLL2:
481 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_P2PLL;
a572eaa3
AD		 482 break;
483 case ATOM_DCPLL:
484 args.v3.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V3_DCPLL;
a572eaa3
AD		 485 break;
486 case ATOM_PPLL_INVALID:
487 return;
488 }
f312f093
AD		 489 args.v3.usSpreadSpectrumAmount = cpu_to_le16(ss->amount);
490 args.v3.usSpreadSpectrumStep = cpu_to_le16(ss->step);
d0ae3e89 491 args.v3.ucEnable = enable;
a572eaa3 492 } else if (ASIC_IS_DCE4(rdev)) {
ba032a58 493 args.v2.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
8e8e523d 494 args.v2.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
ba032a58
AD		 495 switch (pll_id) {
496 case ATOM_PPLL1:
497 args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_P1PLL;
ba032a58
AD		 498 break;
499 case ATOM_PPLL2:
500 args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_P2PLL;
ebbe1cb9 501 break;
ba032a58
AD		 502 case ATOM_DCPLL:
503 args.v2.ucSpreadSpectrumType |= ATOM_PPLL_SS_TYPE_V2_DCPLL;
ba032a58
AD		 504 break;
505 case ATOM_PPLL_INVALID:
506 return;
ebbe1cb9 507 }
f312f093
AD		 508 args.v2.usSpreadSpectrumAmount = cpu_to_le16(ss->amount);
509 args.v2.usSpreadSpectrumStep = cpu_to_le16(ss->step);
ba032a58
AD		 510 args.v2.ucEnable = enable;
511 } else if (ASIC_IS_DCE3(rdev)) {
512 args.v1.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
8e8e523d 513 args.v1.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
ba032a58
AD		 514 args.v1.ucSpreadSpectrumStep = ss->step;
515 args.v1.ucSpreadSpectrumDelay = ss->delay;
516 args.v1.ucSpreadSpectrumRange = ss->range;
517 args.v1.ucPpll = pll_id;
518 args.v1.ucEnable = enable;
519 } else if (ASIC_IS_AVIVO(rdev)) {
8e8e523d
AD		 520 if ((enable == ATOM_DISABLE) || (ss->percentage == 0) ||
521 (ss->type & ATOM_EXTERNAL_SS_MASK)) {
3fa47d9e 522 atombios_disable_ss(rdev, pll_id);
ba032a58
AD		 523 return;
524 }
525 args.lvds_ss_2.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
8e8e523d 526 args.lvds_ss_2.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
ba032a58
AD		 527 args.lvds_ss_2.ucSpreadSpectrumStep = ss->step;
528 args.lvds_ss_2.ucSpreadSpectrumDelay = ss->delay;
529 args.lvds_ss_2.ucSpreadSpectrumRange = ss->range;
530 args.lvds_ss_2.ucEnable = enable;
ebbe1cb9 531 } else {
c4756baa 532 if (enable == ATOM_DISABLE) {
3fa47d9e 533 atombios_disable_ss(rdev, pll_id);
ba032a58
AD		 534 return;
535 }
536 args.lvds_ss.usSpreadSpectrumPercentage = cpu_to_le16(ss->percentage);
8e8e523d 537 args.lvds_ss.ucSpreadSpectrumType = ss->type & ATOM_SS_CENTRE_SPREAD_MODE_MASK;
ba032a58
AD		 538 args.lvds_ss.ucSpreadSpectrumStepSize_Delay = (ss->step & 3) << 2;
539 args.lvds_ss.ucSpreadSpectrumStepSize_Delay |= (ss->delay & 7) << 4;
540 args.lvds_ss.ucEnable = enable;
ebbe1cb9 541 }
26b9fc3a 542 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
ebbe1cb9
AD		 543}
544
4eaeca33
AD		 545union adjust_pixel_clock {
546 ADJUST_DISPLAY_PLL_PS_ALLOCATION v1;
bcc1c2a1 547 ADJUST_DISPLAY_PLL_PS_ALLOCATION_V3 v3;
4eaeca33
AD		 548};
549
550static u32 atombios_adjust_pll(struct drm_crtc *crtc,
19eca43e 551 struct drm_display_mode *mode)
771fe6b9 552{
19eca43e 553 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
771fe6b9
JG		 554 struct drm_device *dev = crtc->dev;
555 struct radeon_device *rdev = dev->dev_private;
5df3196b
AD		 556 struct drm_encoder *encoder = radeon_crtc->encoder;
557 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
558 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
4eaeca33 559 u32 adjusted_clock = mode->clock;
5df3196b 560 int encoder_mode = atombios_get_encoder_mode(encoder);
fbee67a6 561 u32 dp_clock = mode->clock;
7d5a33b0 562 int bpc = radeon_crtc->bpc;
5df3196b 563 bool is_duallink = radeon_dig_monitor_is_duallink(encoder, mode->clock);
fc10332b 564
4eaeca33 565 /* reset the pll flags */
19eca43e 566 radeon_crtc->pll_flags = 0;
771fe6b9
JG		 567
568 if (ASIC_IS_AVIVO(rdev)) {
eb1300bc
AD		 569 if ((rdev->family == CHIP_RS600) ||
570 (rdev->family == CHIP_RS690) ||
571 (rdev->family == CHIP_RS740))
19eca43e
AD		 572 radeon_crtc->pll_flags |= (/*RADEON_PLL_USE_FRAC_FB_DIV |*/
573 RADEON_PLL_PREFER_CLOSEST_LOWER);
5480f727
DA		 574
575 if (ASIC_IS_DCE32(rdev) && mode->clock > 200000) /* range limits??? */
19eca43e 576 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;
5480f727 577 else
19eca43e 578 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_LOW_REF_DIV;
9bb09fa1 579
5785e53f 580 if (rdev->family < CHIP_RV770)
19eca43e 581 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_MINM_OVER_MAXP;
37d4174d 582 /* use frac fb div on APUs */
c7d2f227 583 if (ASIC_IS_DCE41(rdev) || ASIC_IS_DCE61(rdev) || ASIC_IS_DCE8(rdev))
19eca43e 584 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
41167828
AD		 585 /* use frac fb div on RS780/RS880 */
586 if ((rdev->family == CHIP_RS780) || (rdev->family == CHIP_RS880))
587 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
a02dc74b
AD		 588 if (ASIC_IS_DCE32(rdev) && mode->clock > 165000)
589 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
5480f727 590 } else {
19eca43e 591 radeon_crtc->pll_flags |= RADEON_PLL_LEGACY;
771fe6b9 592
5480f727 593 if (mode->clock > 200000) /* range limits??? */
19eca43e 594 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_HIGH_FB_DIV;
5480f727 595 else
19eca43e 596 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_LOW_REF_DIV;
5480f727
DA		 597 }
598
5df3196b
AD		 599 if ((radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT | ATOM_DEVICE_DFP_SUPPORT)) ||
600 (radeon_encoder_get_dp_bridge_encoder_id(encoder) != ENCODER_OBJECT_ID_NONE)) {
601 if (connector) {
602 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
603 struct radeon_connector_atom_dig *dig_connector =
604 radeon_connector->con_priv;
5b40ddf8 605
5df3196b
AD		 606 dp_clock = dig_connector->dp_clock;
607 }
608 }
5b40ddf8 609
5df3196b
AD		 610 /* use recommended ref_div for ss */
611 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) {
612 if (radeon_crtc->ss_enabled) {
613 if (radeon_crtc->ss.refdiv) {
614 radeon_crtc->pll_flags |= RADEON_PLL_USE_REF_DIV;
615 radeon_crtc->pll_reference_div = radeon_crtc->ss.refdiv;
616 if (ASIC_IS_AVIVO(rdev))
617 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
771fe6b9 618 }
771fe6b9
JG		 619 }
620 }
621
5df3196b
AD		 622 if (ASIC_IS_AVIVO(rdev)) {
623 /* DVO wants 2x pixel clock if the DVO chip is in 12 bit mode */
624 if (radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1)
625 adjusted_clock = mode->clock * 2;
626 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
627 radeon_crtc->pll_flags |= RADEON_PLL_PREFER_CLOSEST_LOWER;
628 if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))
629 radeon_crtc->pll_flags |= RADEON_PLL_IS_LCD;
630 } else {
631 if (encoder->encoder_type != DRM_MODE_ENCODER_DAC)
632 radeon_crtc->pll_flags |= RADEON_PLL_NO_ODD_POST_DIV;
633 if (encoder->encoder_type == DRM_MODE_ENCODER_LVDS)
634 radeon_crtc->pll_flags |= RADEON_PLL_USE_REF_DIV;
635 }
636
2606c886
AD		 637 /* DCE3+ has an AdjustDisplayPll that will adjust the pixel clock
638 * accordingly based on the encoder/transmitter to work around
639 * special hw requirements.
640 */
641 if (ASIC_IS_DCE3(rdev)) {
4eaeca33 642 union adjust_pixel_clock args;
4eaeca33
AD		 643 u8 frev, crev;
644 int index;
2606c886 645
2606c886 646 index = GetIndexIntoMasterTable(COMMAND, AdjustDisplayPll);
a084e6ee
AD		 647 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev,
648 &crev))
649 return adjusted_clock;
4eaeca33
AD		 650
651 memset(&args, 0, sizeof(args));
652
653 switch (frev) {
654 case 1:
655 switch (crev) {
656 case 1:
657 case 2:
658 args.v1.usPixelClock = cpu_to_le16(mode->clock / 10);
659 args.v1.ucTransmitterID = radeon_encoder->encoder_id;
bcc1c2a1 660 args.v1.ucEncodeMode = encoder_mode;
19eca43e 661 if (radeon_crtc->ss_enabled && radeon_crtc->ss.percentage)
fbee67a6
AD		 662 args.v1.ucConfig |=
663 ADJUST_DISPLAY_CONFIG_SS_ENABLE;
4eaeca33
AD		 664
665 atom_execute_table(rdev->mode_info.atom_context,
666 index, (uint32_t *)&args);
667 adjusted_clock = le16_to_cpu(args.v1.usPixelClock) * 10;
668 break;
bcc1c2a1
AD		 669 case 3:
670 args.v3.sInput.usPixelClock = cpu_to_le16(mode->clock / 10);
671 args.v3.sInput.ucTransmitterID = radeon_encoder->encoder_id;
672 args.v3.sInput.ucEncodeMode = encoder_mode;
673 args.v3.sInput.ucDispPllConfig = 0;
19eca43e 674 if (radeon_crtc->ss_enabled && radeon_crtc->ss.percentage)
b526ce22
AD		 675 args.v3.sInput.ucDispPllConfig |=
676 DISPPLL_CONFIG_SS_ENABLE;
996d5c59 677 if (ENCODER_MODE_IS_DP(encoder_mode)) {
b4f15f80
AD		 678 args.v3.sInput.ucDispPllConfig |=
679 DISPPLL_CONFIG_COHERENT_MODE;
680 /* 16200 or 27000 */
681 args.v3.sInput.usPixelClock = cpu_to_le16(dp_clock / 10);
682 } else if (radeon_encoder->devices & (ATOM_DEVICE_DFP_SUPPORT)) {
bcc1c2a1 683 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
b4f15f80
AD		 684 if (encoder_mode == ATOM_ENCODER_MODE_HDMI)
685 /* deep color support */
686 args.v3.sInput.usPixelClock =
687 cpu_to_le16((mode->clock * bpc / 8) / 10);
688 if (dig->coherent_mode)
bcc1c2a1
AD		 689 args.v3.sInput.ucDispPllConfig |=
690 DISPPLL_CONFIG_COHERENT_MODE;
9aa59993 691 if (is_duallink)
bcc1c2a1 692 args.v3.sInput.ucDispPllConfig |=
b4f15f80 693 DISPPLL_CONFIG_DUAL_LINK;
bcc1c2a1 694 }
1d33e1fc
AD		 695 if (radeon_encoder_get_dp_bridge_encoder_id(encoder) !=
696 ENCODER_OBJECT_ID_NONE)
697 args.v3.sInput.ucExtTransmitterID =
698 radeon_encoder_get_dp_bridge_encoder_id(encoder);
699 else
cc9f67a0
AD		 700 args.v3.sInput.ucExtTransmitterID = 0;
701
bcc1c2a1
AD		 702 atom_execute_table(rdev->mode_info.atom_context,
703 index, (uint32_t *)&args);
704 adjusted_clock = le32_to_cpu(args.v3.sOutput.ulDispPllFreq) * 10;
705 if (args.v3.sOutput.ucRefDiv) {
19eca43e
AD		 706 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
707 radeon_crtc->pll_flags |= RADEON_PLL_USE_REF_DIV;
708 radeon_crtc->pll_reference_div = args.v3.sOutput.ucRefDiv;
bcc1c2a1
AD		 709 }
710 if (args.v3.sOutput.ucPostDiv) {
19eca43e
AD		 711 radeon_crtc->pll_flags |= RADEON_PLL_USE_FRAC_FB_DIV;
712 radeon_crtc->pll_flags |= RADEON_PLL_USE_POST_DIV;
713 radeon_crtc->pll_post_div = args.v3.sOutput.ucPostDiv;
bcc1c2a1
AD		 714 }
715 break;
4eaeca33
AD		 716 default:
717 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
718 return adjusted_clock;
719 }
720 break;
721 default:
722 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
723 return adjusted_clock;
724 }
d56ef9c8 725 }
4eaeca33
AD		 726 return adjusted_clock;
727}
728
729union set_pixel_clock {
730 SET_PIXEL_CLOCK_PS_ALLOCATION base;
731 PIXEL_CLOCK_PARAMETERS v1;
732 PIXEL_CLOCK_PARAMETERS_V2 v2;
733 PIXEL_CLOCK_PARAMETERS_V3 v3;
bcc1c2a1 734 PIXEL_CLOCK_PARAMETERS_V5 v5;
f82b3ddc 735 PIXEL_CLOCK_PARAMETERS_V6 v6;
4eaeca33
AD		 736};
737
f82b3ddc
AD		 738/* on DCE5, make sure the voltage is high enough to support the
739 * required disp clk.
740 */
f3f1f03e 741static void atombios_crtc_set_disp_eng_pll(struct radeon_device *rdev,
f82b3ddc 742 u32 dispclk)
bcc1c2a1 743{
bcc1c2a1
AD		 744 u8 frev, crev;
745 int index;
746 union set_pixel_clock args;
747
748 memset(&args, 0, sizeof(args));
749
750 index = GetIndexIntoMasterTable(COMMAND, SetPixelClock);
a084e6ee
AD		 751 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev,
752 &crev))
753 return;
bcc1c2a1
AD		 754
755 switch (frev) {
756 case 1:
757 switch (crev) {
758 case 5:
759 /* if the default dcpll clock is specified,
760 * SetPixelClock provides the dividers
761 */
762 args.v5.ucCRTC = ATOM_CRTC_INVALID;
4589433c 763 args.v5.usPixelClock = cpu_to_le16(dispclk);
bcc1c2a1
AD		 764 args.v5.ucPpll = ATOM_DCPLL;
765 break;
f82b3ddc
AD		 766 case 6:
767 /* if the default dcpll clock is specified,
768 * SetPixelClock provides the dividers
769 */
265aa6c8 770 args.v6.ulDispEngClkFreq = cpu_to_le32(dispclk);
8542c12b 771 if (ASIC_IS_DCE61(rdev) || ASIC_IS_DCE8(rdev))
729b95ef
AD		 772 args.v6.ucPpll = ATOM_EXT_PLL1;
773 else if (ASIC_IS_DCE6(rdev))
f3f1f03e
AD		 774 args.v6.ucPpll = ATOM_PPLL0;
775 else
776 args.v6.ucPpll = ATOM_DCPLL;
f82b3ddc 777 break;
bcc1c2a1
AD		 778 default:
779 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
780 return;
781 }
782 break;
783 default:
784 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
785 return;
786 }
787 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
788}
789
37f9003b 790static void atombios_crtc_program_pll(struct drm_crtc *crtc,
f1bece7f 791 u32 crtc_id,
37f9003b
AD		 792 int pll_id,
793 u32 encoder_mode,
794 u32 encoder_id,
795 u32 clock,
796 u32 ref_div,
797 u32 fb_div,
798 u32 frac_fb_div,
df271bec 799 u32 post_div,
8e8e523d
AD		 800 int bpc,
801 bool ss_enabled,
802 struct radeon_atom_ss *ss)
4eaeca33 803{
4eaeca33
AD		 804 struct drm_device *dev = crtc->dev;
805 struct radeon_device *rdev = dev->dev_private;
4eaeca33 806 u8 frev, crev;
37f9003b 807 int index = GetIndexIntoMasterTable(COMMAND, SetPixelClock);
4eaeca33 808 union set_pixel_clock args;
4eaeca33
AD		 809
810 memset(&args, 0, sizeof(args));
811
a084e6ee
AD		 812 if (!atom_parse_cmd_header(rdev->mode_info.atom_context, index, &frev,
813 &crev))
814 return;
771fe6b9
JG		 815
816 switch (frev) {
817 case 1:
818 switch (crev) {
819 case 1:
37f9003b
AD		 820 if (clock == ATOM_DISABLE)
821 return;
822 args.v1.usPixelClock = cpu_to_le16(clock / 10);
4eaeca33
AD		 823 args.v1.usRefDiv = cpu_to_le16(ref_div);
824 args.v1.usFbDiv = cpu_to_le16(fb_div);
825 args.v1.ucFracFbDiv = frac_fb_div;
826 args.v1.ucPostDiv = post_div;
37f9003b
AD		 827 args.v1.ucPpll = pll_id;
828 args.v1.ucCRTC = crtc_id;
4eaeca33 829 args.v1.ucRefDivSrc = 1;
771fe6b9
JG		 830 break;
831 case 2:
37f9003b 832 args.v2.usPixelClock = cpu_to_le16(clock / 10);
4eaeca33
AD		 833 args.v2.usRefDiv = cpu_to_le16(ref_div);
834 args.v2.usFbDiv = cpu_to_le16(fb_div);
835 args.v2.ucFracFbDiv = frac_fb_div;
836 args.v2.ucPostDiv = post_div;
37f9003b
AD		 837 args.v2.ucPpll = pll_id;
838 args.v2.ucCRTC = crtc_id;
4eaeca33 839 args.v2.ucRefDivSrc = 1;
771fe6b9
JG		 840 break;
841 case 3:
37f9003b 842 args.v3.usPixelClock = cpu_to_le16(clock / 10);
4eaeca33
AD		 843 args.v3.usRefDiv = cpu_to_le16(ref_div);
844 args.v3.usFbDiv = cpu_to_le16(fb_div);
845 args.v3.ucFracFbDiv = frac_fb_div;
846 args.v3.ucPostDiv = post_div;
37f9003b 847 args.v3.ucPpll = pll_id;
e729586e
AD		 848 if (crtc_id == ATOM_CRTC2)
849 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC2;
850 else
851 args.v3.ucMiscInfo = PIXEL_CLOCK_MISC_CRTC_SEL_CRTC1;
6f15c506
AD		 852 if (ss_enabled && (ss->type & ATOM_EXTERNAL_SS_MASK))
853 args.v3.ucMiscInfo |= PIXEL_CLOCK_MISC_REF_DIV_SRC;
37f9003b 854 args.v3.ucTransmitterId = encoder_id;
bcc1c2a1
AD		 855 args.v3.ucEncoderMode = encoder_mode;
856 break;
857 case 5:
37f9003b
AD		 858 args.v5.ucCRTC = crtc_id;
859 args.v5.usPixelClock = cpu_to_le16(clock / 10);
bcc1c2a1
AD		 860 args.v5.ucRefDiv = ref_div;
861 args.v5.usFbDiv = cpu_to_le16(fb_div);
862 args.v5.ulFbDivDecFrac = cpu_to_le32(frac_fb_div * 100000);
863 args.v5.ucPostDiv = post_div;
864 args.v5.ucMiscInfo = 0; /* HDMI depth, etc. */
8e8e523d
AD		 865 if (ss_enabled && (ss->type & ATOM_EXTERNAL_SS_MASK))
866 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_REF_DIV_SRC;
7d5ab300
AD		 867 if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {
868 switch (bpc) {
869 case 8:
870 default:
871 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_24BPP;
872 break;
873 case 10:
874 args.v5.ucMiscInfo |= PIXEL_CLOCK_V5_MISC_HDMI_30BPP;
875 break;
876 }
df271bec 877 }
37f9003b 878 args.v5.ucTransmitterID = encoder_id;
bcc1c2a1 879 args.v5.ucEncoderMode = encoder_mode;
37f9003b 880 args.v5.ucPpll = pll_id;
771fe6b9 881 break;
f82b3ddc 882 case 6:
f1bece7f 883 args.v6.ulDispEngClkFreq = cpu_to_le32(crtc_id << 24 | clock / 10);
f82b3ddc
AD		 884 args.v6.ucRefDiv = ref_div;
885 args.v6.usFbDiv = cpu_to_le16(fb_div);
886 args.v6.ulFbDivDecFrac = cpu_to_le32(frac_fb_div * 100000);
887 args.v6.ucPostDiv = post_div;
888 args.v6.ucMiscInfo = 0; /* HDMI depth, etc. */
8e8e523d
AD		 889 if (ss_enabled && (ss->type & ATOM_EXTERNAL_SS_MASK))
890 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_REF_DIV_SRC;
7d5ab300
AD		 891 if (encoder_mode == ATOM_ENCODER_MODE_HDMI) {
892 switch (bpc) {
893 case 8:
894 default:
895 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_24BPP;
896 break;
897 case 10:
898 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_30BPP;
899 break;
900 case 12:
901 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_36BPP;
902 break;
903 case 16:
904 args.v6.ucMiscInfo |= PIXEL_CLOCK_V6_MISC_HDMI_48BPP;
905 break;
906 }
df271bec 907 }
f82b3ddc
AD		 908 args.v6.ucTransmitterID = encoder_id;
909 args.v6.ucEncoderMode = encoder_mode;
910 args.v6.ucPpll = pll_id;
911 break;
771fe6b9
JG		 912 default:
913 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
914 return;
915 }
916 break;
917 default:
918 DRM_ERROR("Unknown table version %d %d\n", frev, crev);
919 return;
920 }
921
771fe6b9
JG		 922 atom_execute_table(rdev->mode_info.atom_context, index, (uint32_t *)&args);
923}
924
19eca43e 925static bool atombios_crtc_prepare_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)
37f9003b
AD		 926{
927 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
928 struct drm_device *dev = crtc->dev;
929 struct radeon_device *rdev = dev->dev_private;
5df3196b
AD		 930 struct radeon_encoder *radeon_encoder =
931 to_radeon_encoder(radeon_crtc->encoder);
932 int encoder_mode = atombios_get_encoder_mode(radeon_crtc->encoder);
19eca43e
AD		 933
934 radeon_crtc->bpc = 8;
935 radeon_crtc->ss_enabled = false;
37f9003b 936
700698e7 937 if ((radeon_encoder->active_device & (ATOM_DEVICE_LCD_SUPPORT | ATOM_DEVICE_DFP_SUPPORT)) ||
5df3196b 938 (radeon_encoder_get_dp_bridge_encoder_id(radeon_crtc->encoder) != ENCODER_OBJECT_ID_NONE)) {
ba032a58
AD		 939 struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv;
940 struct drm_connector *connector =
5df3196b 941 radeon_get_connector_for_encoder(radeon_crtc->encoder);
ba032a58
AD		 942 struct radeon_connector *radeon_connector =
943 to_radeon_connector(connector);
944 struct radeon_connector_atom_dig *dig_connector =
945 radeon_connector->con_priv;
946 int dp_clock;
19eca43e 947 radeon_crtc->bpc = radeon_get_monitor_bpc(connector);
ba032a58
AD		 948
949 switch (encoder_mode) {
996d5c59 950 case ATOM_ENCODER_MODE_DP_MST:
ba032a58
AD		 951 case ATOM_ENCODER_MODE_DP:
952 /* DP/eDP */
953 dp_clock = dig_connector->dp_clock / 10;
2307790f 954 if (ASIC_IS_DCE4(rdev))
19eca43e
AD		 955 radeon_crtc->ss_enabled =
956 radeon_atombios_get_asic_ss_info(rdev, &radeon_crtc->ss,
2307790f
AD		 957 ASIC_INTERNAL_SS_ON_DP,
958 dp_clock);
959 else {
960 if (dp_clock == 16200) {
19eca43e
AD		 961 radeon_crtc->ss_enabled =
962 radeon_atombios_get_ppll_ss_info(rdev,
963 &radeon_crtc->ss,
2307790f 964 ATOM_DP_SS_ID2);
19eca43e
AD		 965 if (!radeon_crtc->ss_enabled)
966 radeon_crtc->ss_enabled =
967 radeon_atombios_get_ppll_ss_info(rdev,
968 &radeon_crtc->ss,
2307790f 969 ATOM_DP_SS_ID1);
d8e24525 970 } else {
19eca43e
AD		 971 radeon_crtc->ss_enabled =
972 radeon_atombios_get_ppll_ss_info(rdev,
973 &radeon_crtc->ss,
2307790f 974 ATOM_DP_SS_ID1);
d8e24525
AD		 975 }
976 /* disable spread spectrum on DCE3 DP */
977 radeon_crtc->ss_enabled = false;
ba032a58
AD		 978 }
979 break;
980 case ATOM_ENCODER_MODE_LVDS:
981 if (ASIC_IS_DCE4(rdev))
19eca43e
AD		 982 radeon_crtc->ss_enabled =
983 radeon_atombios_get_asic_ss_info(rdev,
984 &radeon_crtc->ss,
985 dig->lcd_ss_id,
986 mode->clock / 10);
ba032a58 987 else
19eca43e
AD		 988 radeon_crtc->ss_enabled =
989 radeon_atombios_get_ppll_ss_info(rdev,
990 &radeon_crtc->ss,
991 dig->lcd_ss_id);
ba032a58
AD		 992 break;
993 case ATOM_ENCODER_MODE_DVI:
994 if (ASIC_IS_DCE4(rdev))
19eca43e
AD		 995 radeon_crtc->ss_enabled =
996 radeon_atombios_get_asic_ss_info(rdev,
997 &radeon_crtc->ss,
ba032a58
AD		 998 ASIC_INTERNAL_SS_ON_TMDS,
999 mode->clock / 10);
1000 break;
1001 case ATOM_ENCODER_MODE_HDMI:
1002 if (ASIC_IS_DCE4(rdev))
19eca43e
AD		 1003 radeon_crtc->ss_enabled =
1004 radeon_atombios_get_asic_ss_info(rdev,
1005 &radeon_crtc->ss,
ba032a58
AD		 1006 ASIC_INTERNAL_SS_ON_HDMI,
1007 mode->clock / 10);
1008 break;
1009 default:
1010 break;
1011 }
1012 }
1013
37f9003b 1014 /* adjust pixel clock as needed */
19eca43e
AD		 1015 radeon_crtc->adjusted_clock = atombios_adjust_pll(crtc, mode);
1016
1017 return true;
1018}
1019
1020static void atombios_crtc_set_pll(struct drm_crtc *crtc, struct drm_display_mode *mode)
1021{
1022 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1023 struct drm_device *dev = crtc->dev;
1024 struct radeon_device *rdev = dev->dev_private;
5df3196b
AD		 1025 struct radeon_encoder *radeon_encoder =
1026 to_radeon_encoder(radeon_crtc->encoder);
19eca43e
AD		 1027 u32 pll_clock = mode->clock;
1028 u32 ref_div = 0, fb_div = 0, frac_fb_div = 0, post_div = 0;
1029 struct radeon_pll *pll;
5df3196b 1030 int encoder_mode = atombios_get_encoder_mode(radeon_crtc->encoder);
19eca43e
AD		 1031
1032 switch (radeon_crtc->pll_id) {
1033 case ATOM_PPLL1:
1034 pll = &rdev->clock.p1pll;
1035 break;
1036 case ATOM_PPLL2:
1037 pll = &rdev->clock.p2pll;
1038 break;
1039 case ATOM_DCPLL:
1040 case ATOM_PPLL_INVALID:
1041 default:
1042 pll = &rdev->clock.dcpll;
1043 break;
1044 }
1045
1046 /* update pll params */
1047 pll->flags = radeon_crtc->pll_flags;
1048 pll->reference_div = radeon_crtc->pll_reference_div;
1049 pll->post_div = radeon_crtc->pll_post_div;
37f9003b 1050
64146f8b
AD		 1051 if (radeon_encoder->active_device & (ATOM_DEVICE_TV_SUPPORT))
1052 /* TV seems to prefer the legacy algo on some boards */
19eca43e
AD		 1053 radeon_compute_pll_legacy(pll, radeon_crtc->adjusted_clock, &pll_clock,
1054 &fb_div, &frac_fb_div, &ref_div, &post_div);
64146f8b 1055 else if (ASIC_IS_AVIVO(rdev))
19eca43e
AD		 1056 radeon_compute_pll_avivo(pll, radeon_crtc->adjusted_clock, &pll_clock,
1057 &fb_div, &frac_fb_div, &ref_div, &post_div);
619efb10 1058 else
19eca43e
AD		 1059 radeon_compute_pll_legacy(pll, radeon_crtc->adjusted_clock, &pll_clock,
1060 &fb_div, &frac_fb_div, &ref_div, &post_div);
37f9003b 1061
19eca43e
AD		 1062 atombios_crtc_program_ss(rdev, ATOM_DISABLE, radeon_crtc->pll_id,
1063 radeon_crtc->crtc_id, &radeon_crtc->ss);
ba032a58 1064
37f9003b
AD		 1065 atombios_crtc_program_pll(crtc, radeon_crtc->crtc_id, radeon_crtc->pll_id,
1066 encoder_mode, radeon_encoder->encoder_id, mode->clock,
19eca43e
AD		 1067 ref_div, fb_div, frac_fb_div, post_div,
1068 radeon_crtc->bpc, radeon_crtc->ss_enabled, &radeon_crtc->ss);
37f9003b 1069
19eca43e 1070 if (radeon_crtc->ss_enabled) {
ba032a58
AD		 1071 /* calculate ss amount and step size */
1072 if (ASIC_IS_DCE4(rdev)) {
1073 u32 step_size;
18f8f52b
AD		 1074 u32 amount = (((fb_div * 10) + frac_fb_div) *
1075 (u32)radeon_crtc->ss.percentage) /
1076 (100 * (u32)radeon_crtc->ss.percentage_divider);
19eca43e
AD		 1077 radeon_crtc->ss.amount = (amount / 10) & ATOM_PPLL_SS_AMOUNT_V2_FBDIV_MASK;
1078 radeon_crtc->ss.amount |= ((amount - (amount / 10)) << ATOM_PPLL_SS_AMOUNT_V2_NFRAC_SHIFT) &
ba032a58 1079 ATOM_PPLL_SS_AMOUNT_V2_NFRAC_MASK;
19eca43e 1080 if (radeon_crtc->ss.type & ATOM_PPLL_SS_TYPE_V2_CENTRE_SPREAD)
18f8f52b 1081 step_size = (4 * amount * ref_div * ((u32)radeon_crtc->ss.rate * 2048)) /
ba032a58
AD		 1082 (125 * 25 * pll->reference_freq / 100);
1083 else
18f8f52b 1084 step_size = (2 * amount * ref_div * ((u32)radeon_crtc->ss.rate * 2048)) /
ba032a58 1085 (125 * 25 * pll->reference_freq / 100);
19eca43e 1086 radeon_crtc->ss.step = step_size;
ba032a58
AD		 1087 }
1088
19eca43e
AD		 1089 atombios_crtc_program_ss(rdev, ATOM_ENABLE, radeon_crtc->pll_id,
1090 radeon_crtc->crtc_id, &radeon_crtc->ss);
ba032a58 1091 }
37f9003b
AD		 1092}
1093
c9417bdd
AD		 1094static int dce4_crtc_do_set_base(struct drm_crtc *crtc,
1095 struct drm_framebuffer *fb,
1096 int x, int y, int atomic)
bcc1c2a1
AD		 1097{
1098 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1099 struct drm_device *dev = crtc->dev;
1100 struct radeon_device *rdev = dev->dev_private;
1101 struct radeon_framebuffer *radeon_fb;
4dd19b0d 1102 struct drm_framebuffer *target_fb;
bcc1c2a1
AD		 1103 struct drm_gem_object *obj;
1104 struct radeon_bo *rbo;
1105 uint64_t fb_location;
1106 uint32_t fb_format, fb_pitch_pixels, tiling_flags;
285484e2 1107 unsigned bankw, bankh, mtaspect, tile_split;
fa6bee46 1108 u32 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_NONE);
adcfde51 1109 u32 tmp, viewport_w, viewport_h;
bcc1c2a1
AD		 1110 int r;
1111
1112 /* no fb bound */
f4510a27 1113 if (!atomic && !crtc->primary->fb) {
d9fdaafb 1114 DRM_DEBUG_KMS("No FB bound\n");
bcc1c2a1
AD		 1115 return 0;
1116 }
1117
4dd19b0d
CB		 1118 if (atomic) {
1119 radeon_fb = to_radeon_framebuffer(fb);
1120 target_fb = fb;
1121 }
1122 else {
f4510a27
MR		 1123 radeon_fb = to_radeon_framebuffer(crtc->primary->fb);
1124 target_fb = crtc->primary->fb;
4dd19b0d 1125 }
bcc1c2a1 1126
4dd19b0d
CB		 1127 /* If atomic, assume fb object is pinned & idle & fenced and
1128 * just update base pointers
1129 */
bcc1c2a1 1130 obj = radeon_fb->obj;
7e4d15d9 1131 rbo = gem_to_radeon_bo(obj);
bcc1c2a1
AD		 1132 r = radeon_bo_reserve(rbo, false);
1133 if (unlikely(r != 0))
1134 return r;
4dd19b0d
CB		 1135
1136 if (atomic)
1137 fb_location = radeon_bo_gpu_offset(rbo);
1138 else {
1139 r = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, &fb_location);
1140 if (unlikely(r != 0)) {
1141 radeon_bo_unreserve(rbo);
1142 return -EINVAL;
1143 }
bcc1c2a1 1144 }
4dd19b0d 1145
bcc1c2a1
AD		 1146 radeon_bo_get_tiling_flags(rbo, &tiling_flags, NULL);
1147 radeon_bo_unreserve(rbo);
1148
4dd19b0d 1149 switch (target_fb->bits_per_pixel) {
bcc1c2a1
AD		 1150 case 8:
1151 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_8BPP) |
1152 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_INDEXED));
1153 break;
1154 case 15:
1155 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
1156 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB1555));
1157 break;
1158 case 16:
1159 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_16BPP) |
1160 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB565));
fa6bee46
AD		 1161#ifdef __BIG_ENDIAN
1162 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN16);
1163#endif
bcc1c2a1
AD		 1164 break;
1165 case 24:
1166 case 32:
1167 fb_format = (EVERGREEN_GRPH_DEPTH(EVERGREEN_GRPH_DEPTH_32BPP) |
1168 EVERGREEN_GRPH_FORMAT(EVERGREEN_GRPH_FORMAT_ARGB8888));
fa6bee46
AD		 1169#ifdef __BIG_ENDIAN
1170 fb_swap = EVERGREEN_GRPH_ENDIAN_SWAP(EVERGREEN_GRPH_ENDIAN_8IN32);
1171#endif
bcc1c2a1
AD		 1172 break;
1173 default:
1174 DRM_ERROR("Unsupported screen depth %d\n",
4dd19b0d 1175 target_fb->bits_per_pixel);
bcc1c2a1
AD		 1176 return -EINVAL;
1177 }
1178
392e3722 1179 if (tiling_flags & RADEON_TILING_MACRO) {
e3ea94a6 1180 evergreen_tiling_fields(tiling_flags, &bankw, &bankh, &mtaspect, &tile_split);
392e3722 1181
e3ea94a6 1182 /* Set NUM_BANKS. */
6d8ea7de 1183 if (rdev->family >= CHIP_TAHITI) {
e3ea94a6
MO		 1184 unsigned tileb, index, num_banks, tile_split_bytes;
1185
1186 /* Calculate the macrotile mode index. */
1187 tile_split_bytes = 64 << tile_split;
1188 tileb = 8 * 8 * target_fb->bits_per_pixel / 8;
1189 tileb = min(tile_split_bytes, tileb);
1190
1191 for (index = 0; tileb > 64; index++) {
1192 tileb >>= 1;
1193 }
1194
1195 if (index >= 16) {
1196 DRM_ERROR("Wrong screen bpp (%u) or tile split (%u)\n",
1197 target_fb->bits_per_pixel, tile_split);
1198 return -EINVAL;
1199 }
1200
6d8ea7de
AD		 1201 if (rdev->family >= CHIP_BONAIRE)
1202 num_banks = (rdev->config.cik.macrotile_mode_array[index] >> 6) & 0x3;
1203 else
1204 num_banks = (rdev->config.si.tile_mode_array[index] >> 20) & 0x3;
e3ea94a6
MO		 1205 fb_format |= EVERGREEN_GRPH_NUM_BANKS(num_banks);
1206 } else {
6d8ea7de
AD		 1207 /* NI and older. */
1208 if (rdev->family >= CHIP_CAYMAN)
e3ea94a6
MO		 1209 tmp = rdev->config.cayman.tile_config;
1210 else
1211 tmp = rdev->config.evergreen.tile_config;
1212
1213 switch ((tmp & 0xf0) >> 4) {
1214 case 0: /* 4 banks */
1215 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_4_BANK);
1216 break;
1217 case 1: /* 8 banks */
1218 default:
1219 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_8_BANK);
1220 break;
1221 case 2: /* 16 banks */
1222 fb_format |= EVERGREEN_GRPH_NUM_BANKS(EVERGREEN_ADDR_SURF_16_BANK);
1223 break;
1224 }
392e3722
AD		 1225 }
1226
97d66328 1227 fb_format |= EVERGREEN_GRPH_ARRAY_MODE(EVERGREEN_GRPH_ARRAY_2D_TILED_THIN1);
285484e2
JG		 1228 fb_format |= EVERGREEN_GRPH_TILE_SPLIT(tile_split);
1229 fb_format |= EVERGREEN_GRPH_BANK_WIDTH(bankw);
1230 fb_format |= EVERGREEN_GRPH_BANK_HEIGHT(bankh);
1231 fb_format |= EVERGREEN_GRPH_MACRO_TILE_ASPECT(mtaspect);
8da0e500
AD		 1232 if (rdev->family >= CHIP_BONAIRE) {
1233 /* XXX need to know more about the surface tiling mode */
1234 fb_format |= CIK_GRPH_MICRO_TILE_MODE(CIK_DISPLAY_MICRO_TILING);
1235 }
392e3722 1236 } else if (tiling_flags & RADEON_TILING_MICRO)
97d66328
AD		 1237 fb_format |= EVERGREEN_GRPH_ARRAY_MODE(EVERGREEN_GRPH_ARRAY_1D_TILED_THIN1);
1238
8da0e500 1239 if (rdev->family >= CHIP_BONAIRE) {
35a90528
MO		 1240 /* Read the pipe config from the 2D TILED SCANOUT mode.
1241 * It should be the same for the other modes too, but not all
1242 * modes set the pipe config field. */
1243 u32 pipe_config = (rdev->config.cik.tile_mode_array[10] >> 6) & 0x1f;
1244
1245 fb_format |= CIK_GRPH_PIPE_CONFIG(pipe_config);
8da0e500
AD		 1246 } else if ((rdev->family == CHIP_TAHITI) ||
1247 (rdev->family == CHIP_PITCAIRN))
b7019b2f 1248 fb_format |= SI_GRPH_PIPE_CONFIG(SI_ADDR_SURF_P8_32x32_8x16);
227ae10f
AD		 1249 else if ((rdev->family == CHIP_VERDE) ||
1250 (rdev->family == CHIP_OLAND) ||
1251 (rdev->family == CHIP_HAINAN)) /* for completeness. HAINAN has no display hw */
b7019b2f
AD		 1252 fb_format |= SI_GRPH_PIPE_CONFIG(SI_ADDR_SURF_P4_8x16);
1253
bcc1c2a1
AD		 1254 switch (radeon_crtc->crtc_id) {
1255 case 0:
1256 WREG32(AVIVO_D1VGA_CONTROL, 0);
1257 break;
1258 case 1:
1259 WREG32(AVIVO_D2VGA_CONTROL, 0);
1260 break;
1261 case 2:
1262 WREG32(EVERGREEN_D3VGA_CONTROL, 0);
1263 break;
1264 case 3:
1265 WREG32(EVERGREEN_D4VGA_CONTROL, 0);
1266 break;
1267 case 4:
1268 WREG32(EVERGREEN_D5VGA_CONTROL, 0);
1269 break;
1270 case 5:
1271 WREG32(EVERGREEN_D6VGA_CONTROL, 0);
1272 break;
1273 default:
1274 break;
1275 }
1276
1277 WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH + radeon_crtc->crtc_offset,
1278 upper_32_bits(fb_location));
1279 WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH + radeon_crtc->crtc_offset,
1280 upper_32_bits(fb_location));
1281 WREG32(EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
1282 (u32)fb_location & EVERGREEN_GRPH_SURFACE_ADDRESS_MASK);
1283 WREG32(EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
1284 (u32) fb_location & EVERGREEN_GRPH_SURFACE_ADDRESS_MASK);
1285 WREG32(EVERGREEN_GRPH_CONTROL + radeon_crtc->crtc_offset, fb_format);
fa6bee46 1286 WREG32(EVERGREEN_GRPH_SWAP_CONTROL + radeon_crtc->crtc_offset, fb_swap);
bcc1c2a1
AD		 1287
1288 WREG32(EVERGREEN_GRPH_SURFACE_OFFSET_X + radeon_crtc->crtc_offset, 0);
1289 WREG32(EVERGREEN_GRPH_SURFACE_OFFSET_Y + radeon_crtc->crtc_offset, 0);
1290 WREG32(EVERGREEN_GRPH_X_START + radeon_crtc->crtc_offset, 0);
1291 WREG32(EVERGREEN_GRPH_Y_START + radeon_crtc->crtc_offset, 0);
4dd19b0d
CB		 1292 WREG32(EVERGREEN_GRPH_X_END + radeon_crtc->crtc_offset, target_fb->width);
1293 WREG32(EVERGREEN_GRPH_Y_END + radeon_crtc->crtc_offset, target_fb->height);
bcc1c2a1 1294
01f2c773 1295 fb_pitch_pixels = target_fb->pitches[0] / (target_fb->bits_per_pixel / 8);
bcc1c2a1
AD		 1296 WREG32(EVERGREEN_GRPH_PITCH + radeon_crtc->crtc_offset, fb_pitch_pixels);
1297 WREG32(EVERGREEN_GRPH_ENABLE + radeon_crtc->crtc_offset, 1);
1298
8da0e500
AD		 1299 if (rdev->family >= CHIP_BONAIRE)
1300 WREG32(CIK_LB_DESKTOP_HEIGHT + radeon_crtc->crtc_offset,
1301 target_fb->height);
1302 else
1303 WREG32(EVERGREEN_DESKTOP_HEIGHT + radeon_crtc->crtc_offset,
1304 target_fb->height);
bcc1c2a1
AD		 1305 x &= ~3;
1306 y &= ~1;
1307 WREG32(EVERGREEN_VIEWPORT_START + radeon_crtc->crtc_offset,
1308 (x << 16) | y);
adcfde51
AD		 1309 viewport_w = crtc->mode.hdisplay;
1310 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
bcc1c2a1 1311 WREG32(EVERGREEN_VIEWPORT_SIZE + radeon_crtc->crtc_offset,
adcfde51 1312 (viewport_w << 16) | viewport_h);
bcc1c2a1 1313
fb9674bd
AD		 1314 /* pageflip setup */
1315 /* make sure flip is at vb rather than hb */
1316 tmp = RREG32(EVERGREEN_GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset);
1317 tmp &= ~EVERGREEN_GRPH_SURFACE_UPDATE_H_RETRACE_EN;
1318 WREG32(EVERGREEN_GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset, tmp);
1319
1320 /* set pageflip to happen anywhere in vblank interval */
1321 WREG32(EVERGREEN_MASTER_UPDATE_MODE + radeon_crtc->crtc_offset, 0);
1322
f4510a27 1323 if (!atomic && fb && fb != crtc->primary->fb) {
4dd19b0d 1324 radeon_fb = to_radeon_framebuffer(fb);
7e4d15d9 1325 rbo = gem_to_radeon_bo(radeon_fb->obj);
bcc1c2a1
AD		 1326 r = radeon_bo_reserve(rbo, false);
1327 if (unlikely(r != 0))
1328 return r;
1329 radeon_bo_unpin(rbo);
1330 radeon_bo_unreserve(rbo);
1331 }
1332
1333 /* Bytes per pixel may have changed */
1334 radeon_bandwidth_update(rdev);
1335
1336 return 0;
1337}
1338
4dd19b0d
CB		 1339static int avivo_crtc_do_set_base(struct drm_crtc *crtc,
1340 struct drm_framebuffer *fb,
1341 int x, int y, int atomic)
771fe6b9
JG		 1342{
1343 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1344 struct drm_device *dev = crtc->dev;
1345 struct radeon_device *rdev = dev->dev_private;
1346 struct radeon_framebuffer *radeon_fb;
1347 struct drm_gem_object *obj;
4c788679 1348 struct radeon_bo *rbo;
4dd19b0d 1349 struct drm_framebuffer *target_fb;
771fe6b9 1350 uint64_t fb_location;
e024e110 1351 uint32_t fb_format, fb_pitch_pixels, tiling_flags;
fa6bee46 1352 u32 fb_swap = R600_D1GRPH_SWAP_ENDIAN_NONE;
adcfde51 1353 u32 tmp, viewport_w, viewport_h;
4c788679 1354 int r;
771fe6b9 1355
2de3b484 1356 /* no fb bound */
f4510a27 1357 if (!atomic && !crtc->primary->fb) {
d9fdaafb 1358 DRM_DEBUG_KMS("No FB bound\n");
2de3b484
JG		 1359 return 0;
1360 }
771fe6b9 1361
4dd19b0d
CB		 1362 if (atomic) {
1363 radeon_fb = to_radeon_framebuffer(fb);
1364 target_fb = fb;
1365 }
1366 else {
f4510a27
MR		 1367 radeon_fb = to_radeon_framebuffer(crtc->primary->fb);
1368 target_fb = crtc->primary->fb;
4dd19b0d 1369 }
771fe6b9
JG		 1370
1371 obj = radeon_fb->obj;
7e4d15d9 1372 rbo = gem_to_radeon_bo(obj);
4c788679
JG		 1373 r = radeon_bo_reserve(rbo, false);
1374 if (unlikely(r != 0))
1375 return r;
4dd19b0d
CB		 1376
1377 /* If atomic, assume fb object is pinned & idle & fenced and
1378 * just update base pointers
1379 */
1380 if (atomic)
1381 fb_location = radeon_bo_gpu_offset(rbo);
1382 else {
1383 r = radeon_bo_pin(rbo, RADEON_GEM_DOMAIN_VRAM, &fb_location);
1384 if (unlikely(r != 0)) {
1385 radeon_bo_unreserve(rbo);
1386 return -EINVAL;
1387 }
771fe6b9 1388 }
4c788679
JG		 1389 radeon_bo_get_tiling_flags(rbo, &tiling_flags, NULL);
1390 radeon_bo_unreserve(rbo);
771fe6b9 1391
4dd19b0d 1392 switch (target_fb->bits_per_pixel) {
41456df2
DA		 1393 case 8:
1394 fb_format =
1395 AVIVO_D1GRPH_CONTROL_DEPTH_8BPP |
1396 AVIVO_D1GRPH_CONTROL_8BPP_INDEXED;
1397 break;
771fe6b9
JG		 1398 case 15:
1399 fb_format =
1400 AVIVO_D1GRPH_CONTROL_DEPTH_16BPP |
1401 AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555;
1402 break;
1403 case 16:
1404 fb_format =
1405 AVIVO_D1GRPH_CONTROL_DEPTH_16BPP |
1406 AVIVO_D1GRPH_CONTROL_16BPP_RGB565;
fa6bee46
AD		 1407#ifdef __BIG_ENDIAN
1408 fb_swap = R600_D1GRPH_SWAP_ENDIAN_16BIT;
1409#endif
771fe6b9
JG		 1410 break;
1411 case 24:
1412 case 32:
1413 fb_format =
1414 AVIVO_D1GRPH_CONTROL_DEPTH_32BPP |
1415 AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888;
fa6bee46
AD		 1416#ifdef __BIG_ENDIAN
1417 fb_swap = R600_D1GRPH_SWAP_ENDIAN_32BIT;
1418#endif
771fe6b9
JG		 1419 break;
1420 default:
1421 DRM_ERROR("Unsupported screen depth %d\n",
4dd19b0d 1422 target_fb->bits_per_pixel);
771fe6b9
JG		 1423 return -EINVAL;
1424 }
1425
40c4ac1c
AD		 1426 if (rdev->family >= CHIP_R600) {
1427 if (tiling_flags & RADEON_TILING_MACRO)
1428 fb_format |= R600_D1GRPH_ARRAY_MODE_2D_TILED_THIN1;
1429 else if (tiling_flags & RADEON_TILING_MICRO)
1430 fb_format |= R600_D1GRPH_ARRAY_MODE_1D_TILED_THIN1;
1431 } else {
1432 if (tiling_flags & RADEON_TILING_MACRO)
1433 fb_format |= AVIVO_D1GRPH_MACRO_ADDRESS_MODE;
cf2f05d3 1434
40c4ac1c
AD		 1435 if (tiling_flags & RADEON_TILING_MICRO)
1436 fb_format |= AVIVO_D1GRPH_TILED;
1437 }
e024e110 1438
771fe6b9
JG		 1439 if (radeon_crtc->crtc_id == 0)
1440 WREG32(AVIVO_D1VGA_CONTROL, 0);
1441 else
1442 WREG32(AVIVO_D2VGA_CONTROL, 0);
c290dadf
AD		 1443
1444 if (rdev->family >= CHIP_RV770) {
1445 if (radeon_crtc->crtc_id) {
95347871
AD		 1446 WREG32(R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
1447 WREG32(R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
c290dadf 1448 } else {
95347871
AD		 1449 WREG32(R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
1450 WREG32(R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(fb_location));
c290dadf
AD		 1451 }
1452 }
771fe6b9
JG		 1453 WREG32(AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
1454 (u32) fb_location);
1455 WREG32(AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS +
1456 radeon_crtc->crtc_offset, (u32) fb_location);
1457 WREG32(AVIVO_D1GRPH_CONTROL + radeon_crtc->crtc_offset, fb_format);
fa6bee46
AD		 1458 if (rdev->family >= CHIP_R600)
1459 WREG32(R600_D1GRPH_SWAP_CONTROL + radeon_crtc->crtc_offset, fb_swap);
771fe6b9
JG		 1460
1461 WREG32(AVIVO_D1GRPH_SURFACE_OFFSET_X + radeon_crtc->crtc_offset, 0);
1462 WREG32(AVIVO_D1GRPH_SURFACE_OFFSET_Y + radeon_crtc->crtc_offset, 0);
1463 WREG32(AVIVO_D1GRPH_X_START + radeon_crtc->crtc_offset, 0);
1464 WREG32(AVIVO_D1GRPH_Y_START + radeon_crtc->crtc_offset, 0);
4dd19b0d
CB		 1465 WREG32(AVIVO_D1GRPH_X_END + radeon_crtc->crtc_offset, target_fb->width);
1466 WREG32(AVIVO_D1GRPH_Y_END + radeon_crtc->crtc_offset, target_fb->height);
771fe6b9 1467
01f2c773 1468 fb_pitch_pixels = target_fb->pitches[0] / (target_fb->bits_per_pixel / 8);
771fe6b9
JG		 1469 WREG32(AVIVO_D1GRPH_PITCH + radeon_crtc->crtc_offset, fb_pitch_pixels);
1470 WREG32(AVIVO_D1GRPH_ENABLE + radeon_crtc->crtc_offset, 1);
1471
1472 WREG32(AVIVO_D1MODE_DESKTOP_HEIGHT + radeon_crtc->crtc_offset,
1b619250 1473 target_fb->height);
771fe6b9
JG		 1474 x &= ~3;
1475 y &= ~1;
1476 WREG32(AVIVO_D1MODE_VIEWPORT_START + radeon_crtc->crtc_offset,
1477 (x << 16) | y);
adcfde51
AD		 1478 viewport_w = crtc->mode.hdisplay;
1479 viewport_h = (crtc->mode.vdisplay + 1) & ~1;
771fe6b9 1480 WREG32(AVIVO_D1MODE_VIEWPORT_SIZE + radeon_crtc->crtc_offset,
adcfde51 1481 (viewport_w << 16) | viewport_h);
771fe6b9 1482
fb9674bd
AD		 1483 /* pageflip setup */
1484 /* make sure flip is at vb rather than hb */
1485 tmp = RREG32(AVIVO_D1GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset);
1486 tmp &= ~AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN;
1487 WREG32(AVIVO_D1GRPH_FLIP_CONTROL + radeon_crtc->crtc_offset, tmp);
1488
1489 /* set pageflip to happen anywhere in vblank interval */
1490 WREG32(AVIVO_D1MODE_MASTER_UPDATE_MODE + radeon_crtc->crtc_offset, 0);
1491
f4510a27 1492 if (!atomic && fb && fb != crtc->primary->fb) {
4dd19b0d 1493 radeon_fb = to_radeon_framebuffer(fb);
7e4d15d9 1494 rbo = gem_to_radeon_bo(radeon_fb->obj);
4c788679
JG		 1495 r = radeon_bo_reserve(rbo, false);
1496 if (unlikely(r != 0))
1497 return r;
1498 radeon_bo_unpin(rbo);
1499 radeon_bo_unreserve(rbo);
771fe6b9 1500 }
f30f37de
MD		 1501
1502 /* Bytes per pixel may have changed */
1503 radeon_bandwidth_update(rdev);
1504
771fe6b9
JG		 1505 return 0;
1506}
1507
54f088a9
AD		 1508int atombios_crtc_set_base(struct drm_crtc *crtc, int x, int y,
1509 struct drm_framebuffer *old_fb)
1510{
1511 struct drm_device *dev = crtc->dev;
1512 struct radeon_device *rdev = dev->dev_private;
1513
bcc1c2a1 1514 if (ASIC_IS_DCE4(rdev))
c9417bdd 1515 return dce4_crtc_do_set_base(crtc, old_fb, x, y, 0);
4dd19b0d
CB		 1516 else if (ASIC_IS_AVIVO(rdev))
1517 return avivo_crtc_do_set_base(crtc, old_fb, x, y, 0);
1518 else
1519 return radeon_crtc_do_set_base(crtc, old_fb, x, y, 0);
1520}
1521
1522int atombios_crtc_set_base_atomic(struct drm_crtc *crtc,
1523 struct drm_framebuffer *fb,
21c74a8e 1524 int x, int y, enum mode_set_atomic state)
4dd19b0d
CB		 1525{
1526 struct drm_device *dev = crtc->dev;
1527 struct radeon_device *rdev = dev->dev_private;
1528
1529 if (ASIC_IS_DCE4(rdev))
c9417bdd 1530 return dce4_crtc_do_set_base(crtc, fb, x, y, 1);
bcc1c2a1 1531 else if (ASIC_IS_AVIVO(rdev))
4dd19b0d 1532 return avivo_crtc_do_set_base(crtc, fb, x, y, 1);
54f088a9 1533 else
4dd19b0d 1534 return radeon_crtc_do_set_base(crtc, fb, x, y, 1);
54f088a9
AD		 1535}
1536
615e0cb6
AD		 1537/* properly set additional regs when using atombios */
1538static void radeon_legacy_atom_fixup(struct drm_crtc *crtc)
1539{
1540 struct drm_device *dev = crtc->dev;
1541 struct radeon_device *rdev = dev->dev_private;
1542 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1543 u32 disp_merge_cntl;
1544
1545 switch (radeon_crtc->crtc_id) {
1546 case 0:
1547 disp_merge_cntl = RREG32(RADEON_DISP_MERGE_CNTL);
1548 disp_merge_cntl &= ~RADEON_DISP_RGB_OFFSET_EN;
1549 WREG32(RADEON_DISP_MERGE_CNTL, disp_merge_cntl);
1550 break;
1551 case 1:
1552 disp_merge_cntl = RREG32(RADEON_DISP2_MERGE_CNTL);
1553 disp_merge_cntl &= ~RADEON_DISP2_RGB_OFFSET_EN;
1554 WREG32(RADEON_DISP2_MERGE_CNTL, disp_merge_cntl);
1555 WREG32(RADEON_FP_H2_SYNC_STRT_WID, RREG32(RADEON_CRTC2_H_SYNC_STRT_WID));
1556 WREG32(RADEON_FP_V2_SYNC_STRT_WID, RREG32(RADEON_CRTC2_V_SYNC_STRT_WID));
1557 break;
1558 }
1559}
1560
f3dd8508
AD		 1561/**
1562 * radeon_get_pll_use_mask - look up a mask of which pplls are in use
1563 *
1564 * @crtc: drm crtc
1565 *
1566 * Returns the mask of which PPLLs (Pixel PLLs) are in use.
1567 */
1568static u32 radeon_get_pll_use_mask(struct drm_crtc *crtc)
1569{
1570 struct drm_device *dev = crtc->dev;
1571 struct drm_crtc *test_crtc;
57b35e29 1572 struct radeon_crtc *test_radeon_crtc;
f3dd8508
AD		 1573 u32 pll_in_use = 0;
1574
1575 list_for_each_entry(test_crtc, &dev->mode_config.crtc_list, head) {
1576 if (crtc == test_crtc)
1577 continue;
1578
57b35e29
AD		 1579 test_radeon_crtc = to_radeon_crtc(test_crtc);
1580 if (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID)
1581 pll_in_use |= (1 << test_radeon_crtc->pll_id);
f3dd8508
AD		 1582 }
1583 return pll_in_use;
1584}
1585
1586/**
1587 * radeon_get_shared_dp_ppll - return the PPLL used by another crtc for DP
1588 *
1589 * @crtc: drm crtc
1590 *
1591 * Returns the PPLL (Pixel PLL) used by another crtc/encoder which is
1592 * also in DP mode. For DP, a single PPLL can be used for all DP
1593 * crtcs/encoders.
1594 */
1595static int radeon_get_shared_dp_ppll(struct drm_crtc *crtc)
1596{
1597 struct drm_device *dev = crtc->dev;
57b35e29 1598 struct drm_crtc *test_crtc;
5df3196b 1599 struct radeon_crtc *test_radeon_crtc;
f3dd8508 1600
57b35e29
AD		 1601 list_for_each_entry(test_crtc, &dev->mode_config.crtc_list, head) {
1602 if (crtc == test_crtc)
1603 continue;
1604 test_radeon_crtc = to_radeon_crtc(test_crtc);
1605 if (test_radeon_crtc->encoder &&
1606 ENCODER_MODE_IS_DP(atombios_get_encoder_mode(test_radeon_crtc->encoder))) {
1607 /* for DP use the same PLL for all */
1608 if (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID)
1609 return test_radeon_crtc->pll_id;
f3dd8508
AD		 1610 }
1611 }
1612 return ATOM_PPLL_INVALID;
1613}
1614
2f454cf1
AD		 1615/**
1616 * radeon_get_shared_nondp_ppll - return the PPLL used by another non-DP crtc
1617 *
1618 * @crtc: drm crtc
1619 * @encoder: drm encoder
1620 *
1621 * Returns the PPLL (Pixel PLL) used by another non-DP crtc/encoder which can
1622 * be shared (i.e., same clock).
1623 */
5df3196b 1624static int radeon_get_shared_nondp_ppll(struct drm_crtc *crtc)
2f454cf1 1625{
5df3196b 1626 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
2f454cf1 1627 struct drm_device *dev = crtc->dev;
9642ac0e 1628 struct drm_crtc *test_crtc;
5df3196b 1629 struct radeon_crtc *test_radeon_crtc;
9642ac0e 1630 u32 adjusted_clock, test_adjusted_clock;
2f454cf1 1631
9642ac0e
AD		 1632 adjusted_clock = radeon_crtc->adjusted_clock;
1633
1634 if (adjusted_clock == 0)
1635 return ATOM_PPLL_INVALID;
2f454cf1 1636
57b35e29
AD		 1637 list_for_each_entry(test_crtc, &dev->mode_config.crtc_list, head) {
1638 if (crtc == test_crtc)
1639 continue;
1640 test_radeon_crtc = to_radeon_crtc(test_crtc);
1641 if (test_radeon_crtc->encoder &&
1642 !ENCODER_MODE_IS_DP(atombios_get_encoder_mode(test_radeon_crtc->encoder))) {
1643 /* check if we are already driving this connector with another crtc */
1644 if (test_radeon_crtc->connector == radeon_crtc->connector) {
1645 /* if we are, return that pll */
1646 if (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID)
5df3196b 1647 return test_radeon_crtc->pll_id;
2f454cf1 1648 }
57b35e29
AD		 1649 /* for non-DP check the clock */
1650 test_adjusted_clock = test_radeon_crtc->adjusted_clock;
1651 if ((crtc->mode.clock == test_crtc->mode.clock) &&
1652 (adjusted_clock == test_adjusted_clock) &&
1653 (radeon_crtc->ss_enabled == test_radeon_crtc->ss_enabled) &&
1654 (test_radeon_crtc->pll_id != ATOM_PPLL_INVALID))
1655 return test_radeon_crtc->pll_id;
2f454cf1
AD		 1656 }
1657 }
1658 return ATOM_PPLL_INVALID;
1659}
1660
f3dd8508
AD		 1661/**
1662 * radeon_atom_pick_pll - Allocate a PPLL for use by the crtc.
1663 *
1664 * @crtc: drm crtc
1665 *
1666 * Returns the PPLL (Pixel PLL) to be used by the crtc. For DP monitors
1667 * a single PPLL can be used for all DP crtcs/encoders. For non-DP
1668 * monitors a dedicated PPLL must be used. If a particular board has
1669 * an external DP PLL, return ATOM_PPLL_INVALID to skip PLL programming
1670 * as there is no need to program the PLL itself. If we are not able to
1671 * allocate a PLL, return ATOM_PPLL_INVALID to skip PLL programming to
1672 * avoid messing up an existing monitor.
1673 *
1674 * Asic specific PLL information
1675 *
0331f674
AD		 1676 * DCE 8.x
1677 * KB/KV
1678 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP)
1679 * CI
1680 * - PPLL0, PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1681 *
f3dd8508
AD		 1682 * DCE 6.1
1683 * - PPLL2 is only available to UNIPHYA (both DP and non-DP)
1684 * - PPLL0, PPLL1 are available for UNIPHYB/C/D/E/F (both DP and non-DP)
1685 *
1686 * DCE 6.0
1687 * - PPLL0 is available to all UNIPHY (DP only)
1688 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1689 *
1690 * DCE 5.0
1691 * - DCPLL is available to all UNIPHY (DP only)
1692 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1693 *
1694 * DCE 3.0/4.0/4.1
1695 * - PPLL1, PPLL2 are available for all UNIPHY (both DP and non-DP) and DAC
1696 *
1697 */
bcc1c2a1
AD		 1698static int radeon_atom_pick_pll(struct drm_crtc *crtc)
1699{
5df3196b 1700 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
bcc1c2a1
AD		 1701 struct drm_device *dev = crtc->dev;
1702 struct radeon_device *rdev = dev->dev_private;
5df3196b
AD		 1703 struct radeon_encoder *radeon_encoder =
1704 to_radeon_encoder(radeon_crtc->encoder);
f3dd8508
AD		 1705 u32 pll_in_use;
1706 int pll;
bcc1c2a1 1707
0331f674
AD		 1708 if (ASIC_IS_DCE8(rdev)) {
1709 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1710 if (rdev->clock.dp_extclk)
1711 /* skip PPLL programming if using ext clock */
1712 return ATOM_PPLL_INVALID;
1713 else {
1714 /* use the same PPLL for all DP monitors */
1715 pll = radeon_get_shared_dp_ppll(crtc);
1716 if (pll != ATOM_PPLL_INVALID)
1717 return pll;
1718 }
1719 } else {
1720 /* use the same PPLL for all monitors with the same clock */
1721 pll = radeon_get_shared_nondp_ppll(crtc);
1722 if (pll != ATOM_PPLL_INVALID)
1723 return pll;
1724 }
1725 /* otherwise, pick one of the plls */
1726 if ((rdev->family == CHIP_KAVERI) ||
1727 (rdev->family == CHIP_KABINI)) {
1728 /* KB/KV has PPLL1 and PPLL2 */
1729 pll_in_use = radeon_get_pll_use_mask(crtc);
1730 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1731 return ATOM_PPLL2;
1732 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1733 return ATOM_PPLL1;
1734 DRM_ERROR("unable to allocate a PPLL\n");
1735 return ATOM_PPLL_INVALID;
1736 } else {
1737 /* CI has PPLL0, PPLL1, and PPLL2 */
1738 pll_in_use = radeon_get_pll_use_mask(crtc);
1739 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1740 return ATOM_PPLL2;
1741 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1742 return ATOM_PPLL1;
1743 if (!(pll_in_use & (1 << ATOM_PPLL0)))
1744 return ATOM_PPLL0;
1745 DRM_ERROR("unable to allocate a PPLL\n");
1746 return ATOM_PPLL_INVALID;
1747 }
1748 } else if (ASIC_IS_DCE61(rdev)) {
5df3196b
AD		 1749 struct radeon_encoder_atom_dig *dig =
1750 radeon_encoder->enc_priv;
1751
1752 if ((radeon_encoder->encoder_id == ENCODER_OBJECT_ID_INTERNAL_UNIPHY) &&
1753 (dig->linkb == false))
1754 /* UNIPHY A uses PPLL2 */
1755 return ATOM_PPLL2;
1756 else if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1757 /* UNIPHY B/C/D/E/F */
1758 if (rdev->clock.dp_extclk)
1759 /* skip PPLL programming if using ext clock */
1760 return ATOM_PPLL_INVALID;
1761 else {
1762 /* use the same PPLL for all DP monitors */
1763 pll = radeon_get_shared_dp_ppll(crtc);
1764 if (pll != ATOM_PPLL_INVALID)
1765 return pll;
24e1f794 1766 }
5df3196b
AD		 1767 } else {
1768 /* use the same PPLL for all monitors with the same clock */
1769 pll = radeon_get_shared_nondp_ppll(crtc);
1770 if (pll != ATOM_PPLL_INVALID)
1771 return pll;
24e1f794
AD		 1772 }
1773 /* UNIPHY B/C/D/E/F */
f3dd8508
AD		 1774 pll_in_use = radeon_get_pll_use_mask(crtc);
1775 if (!(pll_in_use & (1 << ATOM_PPLL0)))
24e1f794 1776 return ATOM_PPLL0;
f3dd8508
AD		 1777 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1778 return ATOM_PPLL1;
1779 DRM_ERROR("unable to allocate a PPLL\n");
1780 return ATOM_PPLL_INVALID;
9ef4e1d0
AD		 1781 } else if (ASIC_IS_DCE41(rdev)) {
1782 /* Don't share PLLs on DCE4.1 chips */
1783 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1784 if (rdev->clock.dp_extclk)
1785 /* skip PPLL programming if using ext clock */
1786 return ATOM_PPLL_INVALID;
1787 }
1788 pll_in_use = radeon_get_pll_use_mask(crtc);
1789 if (!(pll_in_use & (1 << ATOM_PPLL1)))
1790 return ATOM_PPLL1;
1791 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1792 return ATOM_PPLL2;
1793 DRM_ERROR("unable to allocate a PPLL\n");
1794 return ATOM_PPLL_INVALID;
24e1f794 1795 } else if (ASIC_IS_DCE4(rdev)) {
5df3196b
AD		 1796 /* in DP mode, the DP ref clock can come from PPLL, DCPLL, or ext clock,
1797 * depending on the asic:
1798 * DCE4: PPLL or ext clock
1799 * DCE5: PPLL, DCPLL, or ext clock
1800 * DCE6: PPLL, PPLL0, or ext clock
1801 *
1802 * Setting ATOM_PPLL_INVALID will cause SetPixelClock to skip
1803 * PPLL/DCPLL programming and only program the DP DTO for the
1804 * crtc virtual pixel clock.
1805 */
1806 if (ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder))) {
1807 if (rdev->clock.dp_extclk)
1808 /* skip PPLL programming if using ext clock */
1809 return ATOM_PPLL_INVALID;
1810 else if (ASIC_IS_DCE6(rdev))
1811 /* use PPLL0 for all DP */
1812 return ATOM_PPLL0;
1813 else if (ASIC_IS_DCE5(rdev))
1814 /* use DCPLL for all DP */
1815 return ATOM_DCPLL;
1816 else {
1817 /* use the same PPLL for all DP monitors */
1818 pll = radeon_get_shared_dp_ppll(crtc);
1819 if (pll != ATOM_PPLL_INVALID)
1820 return pll;
bcc1c2a1 1821 }
9ef4e1d0 1822 } else {
5df3196b
AD		 1823 /* use the same PPLL for all monitors with the same clock */
1824 pll = radeon_get_shared_nondp_ppll(crtc);
1825 if (pll != ATOM_PPLL_INVALID)
1826 return pll;
bcc1c2a1 1827 }
f3dd8508
AD		 1828 /* all other cases */
1829 pll_in_use = radeon_get_pll_use_mask(crtc);
f3dd8508 1830 if (!(pll_in_use & (1 << ATOM_PPLL1)))
bcc1c2a1 1831 return ATOM_PPLL1;
29dbe3bc
AD		 1832 if (!(pll_in_use & (1 << ATOM_PPLL2)))
1833 return ATOM_PPLL2;
f3dd8508
AD		 1834 DRM_ERROR("unable to allocate a PPLL\n");
1835 return ATOM_PPLL_INVALID;
1e4db5f2
AD		 1836 } else {
1837 /* on pre-R5xx asics, the crtc to pll mapping is hardcoded */
fc58acdb
JG		 1838 /* some atombios (observed in some DCE2/DCE3) code have a bug,
1839 * the matching btw pll and crtc is done through
1840 * PCLK_CRTC[1|2]_CNTL (0x480/0x484) but atombios code use the
1841 * pll (1 or 2) to select which register to write. ie if using
1842 * pll1 it will use PCLK_CRTC1_CNTL (0x480) and if using pll2
1843 * it will use PCLK_CRTC2_CNTL (0x484), it then use crtc id to
1844 * choose which value to write. Which is reverse order from
1845 * register logic. So only case that works is when pllid is
1846 * same as crtcid or when both pll and crtc are enabled and
1847 * both use same clock.
1848 *
1849 * So just return crtc id as if crtc and pll were hard linked
1850 * together even if they aren't
1851 */
1e4db5f2 1852 return radeon_crtc->crtc_id;
2f454cf1 1853 }
bcc1c2a1
AD		 1854}
1855
f3f1f03e 1856void radeon_atom_disp_eng_pll_init(struct radeon_device *rdev)
3fa47d9e
AD		 1857{
1858 /* always set DCPLL */
f3f1f03e
AD		 1859 if (ASIC_IS_DCE6(rdev))
1860 atombios_crtc_set_disp_eng_pll(rdev, rdev->clock.default_dispclk);
1861 else if (ASIC_IS_DCE4(rdev)) {
3fa47d9e
AD		 1862 struct radeon_atom_ss ss;
1863 bool ss_enabled = radeon_atombios_get_asic_ss_info(rdev, &ss,
1864 ASIC_INTERNAL_SS_ON_DCPLL,
1865 rdev->clock.default_dispclk);
1866 if (ss_enabled)
5efcc76c 1867 atombios_crtc_program_ss(rdev, ATOM_DISABLE, ATOM_DCPLL, -1, &ss);
3fa47d9e 1868 /* XXX: DCE5, make sure voltage, dispclk is high enough */
f3f1f03e 1869 atombios_crtc_set_disp_eng_pll(rdev, rdev->clock.default_dispclk);
3fa47d9e 1870 if (ss_enabled)
5efcc76c 1871 atombios_crtc_program_ss(rdev, ATOM_ENABLE, ATOM_DCPLL, -1, &ss);
3fa47d9e
AD		 1872 }
1873
1874}
1875
771fe6b9
JG		 1876int atombios_crtc_mode_set(struct drm_crtc *crtc,
1877 struct drm_display_mode *mode,
1878 struct drm_display_mode *adjusted_mode,
1879 int x, int y, struct drm_framebuffer *old_fb)
1880{
1881 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1882 struct drm_device *dev = crtc->dev;
1883 struct radeon_device *rdev = dev->dev_private;
5df3196b
AD		 1884 struct radeon_encoder *radeon_encoder =
1885 to_radeon_encoder(radeon_crtc->encoder);
54bfe496 1886 bool is_tvcv = false;
771fe6b9 1887
5df3196b
AD		 1888 if (radeon_encoder->active_device &
1889 (ATOM_DEVICE_TV_SUPPORT | ATOM_DEVICE_CV_SUPPORT))
1890 is_tvcv = true;
771fe6b9
JG		 1891
1892 atombios_crtc_set_pll(crtc, adjusted_mode);
771fe6b9 1893
54bfe496 1894 if (ASIC_IS_DCE4(rdev))
bcc1c2a1 1895 atombios_set_crtc_dtd_timing(crtc, adjusted_mode);
54bfe496
AD		 1896 else if (ASIC_IS_AVIVO(rdev)) {
1897 if (is_tvcv)
1898 atombios_crtc_set_timing(crtc, adjusted_mode);
1899 else
1900 atombios_set_crtc_dtd_timing(crtc, adjusted_mode);
1901 } else {
bcc1c2a1 1902 atombios_crtc_set_timing(crtc, adjusted_mode);
5a9bcacc
AD		 1903 if (radeon_crtc->crtc_id == 0)
1904 atombios_set_crtc_dtd_timing(crtc, adjusted_mode);
615e0cb6 1905 radeon_legacy_atom_fixup(crtc);
771fe6b9 1906 }
bcc1c2a1 1907 atombios_crtc_set_base(crtc, x, y, old_fb);
c93bb85b
JG		 1908 atombios_overscan_setup(crtc, mode, adjusted_mode);
1909 atombios_scaler_setup(crtc);
66edc1c9
AD		 1910 /* update the hw version fpr dpm */
1911 radeon_crtc->hw_mode = *adjusted_mode;
1912
771fe6b9
JG		 1913 return 0;
1914}
1915
1916static bool atombios_crtc_mode_fixup(struct drm_crtc *crtc,
e811f5ae 1917 const struct drm_display_mode *mode,
771fe6b9
JG		 1918 struct drm_display_mode *adjusted_mode)
1919{
5df3196b
AD		 1920 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
1921 struct drm_device *dev = crtc->dev;
1922 struct drm_encoder *encoder;
1923
1924 /* assign the encoder to the radeon crtc to avoid repeated lookups later */
1925 list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
1926 if (encoder->crtc == crtc) {
1927 radeon_crtc->encoder = encoder;
57b35e29 1928 radeon_crtc->connector = radeon_get_connector_for_encoder(encoder);
5df3196b
AD		 1929 break;
1930 }
1931 }
57b35e29
AD		 1932 if ((radeon_crtc->encoder == NULL) || (radeon_crtc->connector == NULL)) {
1933 radeon_crtc->encoder = NULL;
1934 radeon_crtc->connector = NULL;
5df3196b 1935 return false;
57b35e29 1936 }
c93bb85b
JG		 1937 if (!radeon_crtc_scaling_mode_fixup(crtc, mode, adjusted_mode))
1938 return false;
19eca43e
AD		 1939 if (!atombios_crtc_prepare_pll(crtc, adjusted_mode))
1940 return false;
c0fd0834
AD		 1941 /* pick pll */
1942 radeon_crtc->pll_id = radeon_atom_pick_pll(crtc);
1943 /* if we can't get a PPLL for a non-DP encoder, fail */
1944 if ((radeon_crtc->pll_id == ATOM_PPLL_INVALID) &&
1945 !ENCODER_MODE_IS_DP(atombios_get_encoder_mode(radeon_crtc->encoder)))
1946 return false;
1947
771fe6b9
JG		 1948 return true;
1949}
1950
1951static void atombios_crtc_prepare(struct drm_crtc *crtc)
1952{
6c0ae2ab
AD		 1953 struct drm_device *dev = crtc->dev;
1954 struct radeon_device *rdev = dev->dev_private;
267364ac 1955
6c0ae2ab
AD		 1956 /* disable crtc pair power gating before programming */
1957 if (ASIC_IS_DCE6(rdev))
1958 atombios_powergate_crtc(crtc, ATOM_DISABLE);
1959
37b4390e 1960 atombios_lock_crtc(crtc, ATOM_ENABLE);
a348c84d 1961 atombios_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
771fe6b9
JG		 1962}
1963
1964static void atombios_crtc_commit(struct drm_crtc *crtc)
1965{
1966 atombios_crtc_dpms(crtc, DRM_MODE_DPMS_ON);
37b4390e 1967 atombios_lock_crtc(crtc, ATOM_DISABLE);
771fe6b9
JG		 1968}
1969
37f9003b
AD		 1970static void atombios_crtc_disable(struct drm_crtc *crtc)
1971{
1972 struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc);
64199870
AD		 1973 struct drm_device *dev = crtc->dev;
1974 struct radeon_device *rdev = dev->dev_private;
8e8e523d 1975 struct radeon_atom_ss ss;
4e58591c 1976 int i;
8e8e523d 1977
37f9003b 1978 atombios_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
f4510a27 1979 if (crtc->primary->fb) {
75b871e2
IH		 1980 int r;
1981 struct radeon_framebuffer *radeon_fb;
1982 struct radeon_bo *rbo;
1983
f4510a27 1984 radeon_fb = to_radeon_framebuffer(crtc->primary->fb);
75b871e2
IH		 1985 rbo = gem_to_radeon_bo(radeon_fb->obj);
1986 r = radeon_bo_reserve(rbo, false);
1987 if (unlikely(r))
1988 DRM_ERROR("failed to reserve rbo before unpin\n");
1989 else {
1990 radeon_bo_unpin(rbo);
1991 radeon_bo_unreserve(rbo);
1992 }
1993 }
ac4d04d4
AD		 1994 /* disable the GRPH */
1995 if (ASIC_IS_DCE4(rdev))
1996 WREG32(EVERGREEN_GRPH_ENABLE + radeon_crtc->crtc_offset, 0);
1997 else if (ASIC_IS_AVIVO(rdev))
1998 WREG32(AVIVO_D1GRPH_ENABLE + radeon_crtc->crtc_offset, 0);
1999
0e3d50bf
AD		 2000 if (ASIC_IS_DCE6(rdev))
2001 atombios_powergate_crtc(crtc, ATOM_ENABLE);
37f9003b 2002
4e58591c
AD		 2003 for (i = 0; i < rdev->num_crtc; i++) {
2004 if (rdev->mode_info.crtcs[i] &&
2005 rdev->mode_info.crtcs[i]->enabled &&
2006 i != radeon_crtc->crtc_id &&
2007 radeon_crtc->pll_id == rdev->mode_info.crtcs[i]->pll_id) {
2008 /* one other crtc is using this pll don't turn
2009 * off the pll
2010 */
2011 goto done;
2012 }
2013 }
2014
37f9003b
AD		 2015 switch (radeon_crtc->pll_id) {
2016 case ATOM_PPLL1:
2017 case ATOM_PPLL2:
2018 /* disable the ppll */
2019 atombios_crtc_program_pll(crtc, radeon_crtc->crtc_id, radeon_crtc->pll_id,
8e8e523d 2020 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
37f9003b 2021 break;
64199870
AD		 2022 case ATOM_PPLL0:
2023 /* disable the ppll */
7eeeabfc
AD		 2024 if ((rdev->family == CHIP_ARUBA) ||
2025 (rdev->family == CHIP_BONAIRE) ||
2026 (rdev->family == CHIP_HAWAII))
64199870
AD		 2027 atombios_crtc_program_pll(crtc, radeon_crtc->crtc_id, radeon_crtc->pll_id,
2028 0, 0, ATOM_DISABLE, 0, 0, 0, 0, 0, false, &ss);
2029 break;
37f9003b
AD		 2030 default:
2031 break;
2032 }
4e58591c 2033done:
f3dd8508 2034 radeon_crtc->pll_id = ATOM_PPLL_INVALID;
9642ac0e 2035 radeon_crtc->adjusted_clock = 0;
5df3196b 2036 radeon_crtc->encoder = NULL;
57b35e29 2037 radeon_crtc->connector = NULL;
37f9003b
AD		 2038}
2039
771fe6b9
JG		 2040static const struct drm_crtc_helper_funcs atombios_helper_funcs = {
2041 .dpms = atombios_crtc_dpms,
2042 .mode_fixup = atombios_crtc_mode_fixup,
2043 .mode_set = atombios_crtc_mode_set,
2044 .mode_set_base = atombios_crtc_set_base,
4dd19b0d 2045 .mode_set_base_atomic = atombios_crtc_set_base_atomic,
771fe6b9
JG		 2046 .prepare = atombios_crtc_prepare,
2047 .commit = atombios_crtc_commit,
068143d3 2048 .load_lut = radeon_crtc_load_lut,
37f9003b 2049 .disable = atombios_crtc_disable,
771fe6b9
JG		 2050};
2051
2052void radeon_atombios_init_crtc(struct drm_device *dev,
2053 struct radeon_crtc *radeon_crtc)
2054{
bcc1c2a1
AD		 2055 struct radeon_device *rdev = dev->dev_private;
2056
2057 if (ASIC_IS_DCE4(rdev)) {
2058 switch (radeon_crtc->crtc_id) {
2059 case 0:
2060 default:
12d7798f 2061 radeon_crtc->crtc_offset = EVERGREEN_CRTC0_REGISTER_OFFSET;
bcc1c2a1
AD		 2062 break;
2063 case 1:
12d7798f 2064 radeon_crtc->crtc_offset = EVERGREEN_CRTC1_REGISTER_OFFSET;
bcc1c2a1
AD		 2065 break;
2066 case 2:
12d7798f 2067 radeon_crtc->crtc_offset = EVERGREEN_CRTC2_REGISTER_OFFSET;
bcc1c2a1
AD		 2068 break;
2069 case 3:
12d7798f 2070 radeon_crtc->crtc_offset = EVERGREEN_CRTC3_REGISTER_OFFSET;
bcc1c2a1
AD		 2071 break;
2072 case 4:
12d7798f 2073 radeon_crtc->crtc_offset = EVERGREEN_CRTC4_REGISTER_OFFSET;
bcc1c2a1
AD		 2074 break;
2075 case 5:
12d7798f 2076 radeon_crtc->crtc_offset = EVERGREEN_CRTC5_REGISTER_OFFSET;
bcc1c2a1
AD		 2077 break;
2078 }
2079 } else {
2080 if (radeon_crtc->crtc_id == 1)
2081 radeon_crtc->crtc_offset =
2082 AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL;
2083 else
2084 radeon_crtc->crtc_offset = 0;
2085 }
f3dd8508 2086 radeon_crtc->pll_id = ATOM_PPLL_INVALID;
9642ac0e 2087 radeon_crtc->adjusted_clock = 0;
5df3196b 2088 radeon_crtc->encoder = NULL;
57b35e29 2089 radeon_crtc->connector = NULL;
771fe6b9
JG		 2090 drm_crtc_helper_add(&radeon_crtc->base, &atombios_helper_funcs);
2091}
Linux 6.x block layer and io_uring tree(s)