drm: add prime helpers
[linux-2.6-block.git] / drivers / gpu / drm / nouveau / nouveau_drm.c
CommitLineData
94580299
BS
1/*
2 * Copyright 2012 Red Hat Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: Ben Skeggs
23 */
24
77145f1c 25#include <linux/console.h>
94580299
BS
26#include <linux/module.h>
27#include <linux/pci.h>
28
29#include <core/device.h>
30#include <core/client.h>
ebb945a9 31#include <core/gpuobj.h>
94580299
BS
32#include <core/class.h>
33
34#include <subdev/device.h>
ebb945a9 35#include <subdev/vm.h>
94580299
BS
36
37#include "nouveau_drm.h"
77145f1c 38#include "nouveau_irq.h"
ebb945a9 39#include "nouveau_dma.h"
77145f1c
BS
40#include "nouveau_ttm.h"
41#include "nouveau_gem.h"
cb75d97e 42#include "nouveau_agp.h"
77145f1c
BS
43#include "nouveau_vga.h"
44#include "nouveau_pm.h"
45#include "nouveau_acpi.h"
46#include "nouveau_bios.h"
47#include "nouveau_ioctl.h"
ebb945a9
BS
48#include "nouveau_abi16.h"
49#include "nouveau_fbcon.h"
50#include "nouveau_fence.h"
51
94580299
BS
52MODULE_PARM_DESC(config, "option string to pass to driver core");
53static char *nouveau_config;
54module_param_named(config, nouveau_config, charp, 0400);
55
56MODULE_PARM_DESC(debug, "debug string to pass to driver core");
57static char *nouveau_debug;
58module_param_named(debug, nouveau_debug, charp, 0400);
59
ebb945a9
BS
60MODULE_PARM_DESC(noaccel, "disable kernel/abi16 acceleration");
61static int nouveau_noaccel = 0;
62module_param_named(noaccel, nouveau_noaccel, int, 0400);
63
9430738d
BS
64MODULE_PARM_DESC(modeset, "enable driver (default: auto, "
65 "0 = disabled, 1 = enabled, 2 = headless)");
66int nouveau_modeset = -1;
77145f1c
BS
67module_param_named(modeset, nouveau_modeset, int, 0400);
68
69static struct drm_driver driver;
70
94580299
BS
71static u64
72nouveau_name(struct pci_dev *pdev)
73{
74 u64 name = (u64)pci_domain_nr(pdev->bus) << 32;
75 name |= pdev->bus->number << 16;
76 name |= PCI_SLOT(pdev->devfn) << 8;
77 return name | PCI_FUNC(pdev->devfn);
78}
79
80static int
fa6df8c1
BS
81nouveau_cli_create(struct pci_dev *pdev, const char *name,
82 int size, void **pcli)
94580299
BS
83{
84 struct nouveau_cli *cli;
85 int ret;
86
dd5700ea 87 *pcli = NULL;
94580299
BS
88 ret = nouveau_client_create_(name, nouveau_name(pdev), nouveau_config,
89 nouveau_debug, size, pcli);
90 cli = *pcli;
dd5700ea
MS
91 if (ret) {
92 if (cli)
93 nouveau_client_destroy(&cli->base);
94 *pcli = NULL;
94580299 95 return ret;
dd5700ea 96 }
94580299
BS
97
98 mutex_init(&cli->mutex);
99 return 0;
100}
101
102static void
103nouveau_cli_destroy(struct nouveau_cli *cli)
104{
105 struct nouveau_object *client = nv_object(cli);
ebb945a9 106 nouveau_vm_ref(NULL, &cli->base.vm, NULL);
94580299
BS
107 nouveau_client_fini(&cli->base, false);
108 atomic_set(&client->refcount, 1);
109 nouveau_object_ref(NULL, &client);
110}
111
ebb945a9
BS
112static void
113nouveau_accel_fini(struct nouveau_drm *drm)
114{
115 nouveau_gpuobj_ref(NULL, &drm->notify);
116 nouveau_channel_del(&drm->channel);
49981046 117 nouveau_channel_del(&drm->cechan);
ebb945a9
BS
118 if (drm->fence)
119 nouveau_fence(drm)->dtor(drm);
120}
121
122static void
123nouveau_accel_init(struct nouveau_drm *drm)
124{
125 struct nouveau_device *device = nv_device(drm->device);
126 struct nouveau_object *object;
49981046 127 u32 arg0, arg1;
ebb945a9
BS
128 int ret;
129
130 if (nouveau_noaccel)
131 return;
132
133 /* initialise synchronisation routines */
134 if (device->card_type < NV_10) ret = nv04_fence_create(drm);
ace5a9b8
ML
135 else if (device->card_type < NV_50) ret = nv10_fence_create(drm);
136 else if (device->chipset < 0x84) ret = nv50_fence_create(drm);
ebb945a9
BS
137 else if (device->card_type < NV_C0) ret = nv84_fence_create(drm);
138 else ret = nvc0_fence_create(drm);
139 if (ret) {
140 NV_ERROR(drm, "failed to initialise sync subsystem, %d\n", ret);
141 nouveau_accel_fini(drm);
142 return;
143 }
144
49981046
BS
145 if (device->card_type >= NV_E0) {
146 ret = nouveau_channel_new(drm, &drm->client, NVDRM_DEVICE,
147 NVDRM_CHAN + 1,
148 NVE0_CHANNEL_IND_ENGINE_CE0 |
149 NVE0_CHANNEL_IND_ENGINE_CE1, 0,
150 &drm->cechan);
151 if (ret)
152 NV_ERROR(drm, "failed to create ce channel, %d\n", ret);
153
154 arg0 = NVE0_CHANNEL_IND_ENGINE_GR;
49469800 155 arg1 = 1;
49981046
BS
156 } else {
157 arg0 = NvDmaFB;
158 arg1 = NvDmaTT;
159 }
160
ebb945a9 161 ret = nouveau_channel_new(drm, &drm->client, NVDRM_DEVICE, NVDRM_CHAN,
49981046 162 arg0, arg1, &drm->channel);
ebb945a9
BS
163 if (ret) {
164 NV_ERROR(drm, "failed to create kernel channel, %d\n", ret);
165 nouveau_accel_fini(drm);
166 return;
167 }
168
169 if (device->card_type < NV_C0) {
170 ret = nouveau_gpuobj_new(drm->device, NULL, 32, 0, 0,
171 &drm->notify);
172 if (ret) {
173 NV_ERROR(drm, "failed to allocate notifier, %d\n", ret);
174 nouveau_accel_fini(drm);
175 return;
176 }
177
178 ret = nouveau_object_new(nv_object(drm),
179 drm->channel->handle, NvNotify0,
180 0x003d, &(struct nv_dma_class) {
181 .flags = NV_DMA_TARGET_VRAM |
182 NV_DMA_ACCESS_RDWR,
183 .start = drm->notify->addr,
184 .limit = drm->notify->addr + 31
185 }, sizeof(struct nv_dma_class),
186 &object);
187 if (ret) {
188 nouveau_accel_fini(drm);
189 return;
190 }
191 }
192
193
49981046 194 nouveau_bo_move_init(drm);
ebb945a9
BS
195}
196
56550d94
GKH
197static int nouveau_drm_probe(struct pci_dev *pdev,
198 const struct pci_device_id *pent)
94580299
BS
199{
200 struct nouveau_device *device;
ebb945a9
BS
201 struct apertures_struct *aper;
202 bool boot = false;
94580299
BS
203 int ret;
204
ebb945a9
BS
205 /* remove conflicting drivers (vesafb, efifb etc) */
206 aper = alloc_apertures(3);
207 if (!aper)
208 return -ENOMEM;
209
210 aper->ranges[0].base = pci_resource_start(pdev, 1);
211 aper->ranges[0].size = pci_resource_len(pdev, 1);
212 aper->count = 1;
213
214 if (pci_resource_len(pdev, 2)) {
215 aper->ranges[aper->count].base = pci_resource_start(pdev, 2);
216 aper->ranges[aper->count].size = pci_resource_len(pdev, 2);
217 aper->count++;
218 }
219
220 if (pci_resource_len(pdev, 3)) {
221 aper->ranges[aper->count].base = pci_resource_start(pdev, 3);
222 aper->ranges[aper->count].size = pci_resource_len(pdev, 3);
223 aper->count++;
224 }
225
226#ifdef CONFIG_X86
227 boot = pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW;
228#endif
229 remove_conflicting_framebuffers(aper, "nouveaufb", boot);
83ef7777 230 kfree(aper);
ebb945a9 231
94580299
BS
232 ret = nouveau_device_create(pdev, nouveau_name(pdev), pci_name(pdev),
233 nouveau_config, nouveau_debug, &device);
234 if (ret)
235 return ret;
236
237 pci_set_master(pdev);
238
77145f1c 239 ret = drm_get_pci_dev(pdev, pent, &driver);
94580299 240 if (ret) {
ebb945a9 241 nouveau_object_ref(NULL, (struct nouveau_object **)&device);
94580299
BS
242 return ret;
243 }
244
245 return 0;
246}
247
5b8a43ae 248static int
94580299
BS
249nouveau_drm_load(struct drm_device *dev, unsigned long flags)
250{
251 struct pci_dev *pdev = dev->pdev;
ebb945a9 252 struct nouveau_device *device;
94580299
BS
253 struct nouveau_drm *drm;
254 int ret;
255
fa6df8c1 256 ret = nouveau_cli_create(pdev, "DRM", sizeof(*drm), (void**)&drm);
94580299
BS
257 if (ret)
258 return ret;
259
77145f1c
BS
260 dev->dev_private = drm;
261 drm->dev = dev;
262
94580299 263 INIT_LIST_HEAD(&drm->clients);
ebb945a9 264 spin_lock_init(&drm->tile.lock);
94580299 265
cb75d97e
BS
266 /* make sure AGP controller is in a consistent state before we
267 * (possibly) execute vbios init tables (see nouveau_agp.h)
268 */
269 if (drm_pci_device_is_agp(dev) && dev->agp) {
270 /* dummy device object, doesn't init anything, but allows
271 * agp code access to registers
272 */
273 ret = nouveau_object_new(nv_object(drm), NVDRM_CLIENT,
274 NVDRM_DEVICE, 0x0080,
275 &(struct nv_device_class) {
276 .device = ~0,
277 .disable =
278 ~(NV_DEVICE_DISABLE_MMIO |
279 NV_DEVICE_DISABLE_IDENTIFY),
280 .debug0 = ~0,
281 }, sizeof(struct nv_device_class),
282 &drm->device);
283 if (ret)
ebb945a9 284 goto fail_device;
cb75d97e
BS
285
286 nouveau_agp_reset(drm);
287 nouveau_object_del(nv_object(drm), NVDRM_CLIENT, NVDRM_DEVICE);
288 }
289
94580299
BS
290 ret = nouveau_object_new(nv_object(drm), NVDRM_CLIENT, NVDRM_DEVICE,
291 0x0080, &(struct nv_device_class) {
292 .device = ~0,
293 .disable = 0,
294 .debug0 = 0,
295 }, sizeof(struct nv_device_class),
296 &drm->device);
297 if (ret)
298 goto fail_device;
299
77145f1c
BS
300 /* workaround an odd issue on nvc1 by disabling the device's
301 * nosnoop capability. hopefully won't cause issues until a
302 * better fix is found - assuming there is one...
303 */
ebb945a9 304 device = nv_device(drm->device);
77145f1c
BS
305 if (nv_device(drm->device)->chipset == 0xc1)
306 nv_mask(device, 0x00088080, 0x00000800, 0x00000000);
ebb945a9 307
77145f1c 308 nouveau_vga_init(drm);
cb75d97e
BS
309 nouveau_agp_init(drm);
310
ebb945a9
BS
311 if (device->card_type >= NV_50) {
312 ret = nouveau_vm_new(nv_device(drm->device), 0, (1ULL << 40),
313 0x1000, &drm->client.base.vm);
314 if (ret)
315 goto fail_device;
316 }
317
318 ret = nouveau_ttm_init(drm);
94580299 319 if (ret)
77145f1c
BS
320 goto fail_ttm;
321
322 ret = nouveau_bios_init(dev);
323 if (ret)
324 goto fail_bios;
325
326 ret = nouveau_irq_init(dev);
327 if (ret)
328 goto fail_irq;
94580299 329
77145f1c 330 ret = nouveau_display_create(dev);
ebb945a9 331 if (ret)
77145f1c
BS
332 goto fail_dispctor;
333
334 if (dev->mode_config.num_crtc) {
335 ret = nouveau_display_init(dev);
336 if (ret)
337 goto fail_dispinit;
338 }
339
340 nouveau_pm_init(dev);
ebb945a9
BS
341
342 nouveau_accel_init(drm);
343 nouveau_fbcon_init(dev);
94580299
BS
344 return 0;
345
77145f1c
BS
346fail_dispinit:
347 nouveau_display_destroy(dev);
348fail_dispctor:
349 nouveau_irq_fini(dev);
350fail_irq:
351 nouveau_bios_takedown(dev);
352fail_bios:
ebb945a9 353 nouveau_ttm_fini(drm);
77145f1c
BS
354fail_ttm:
355 nouveau_agp_fini(drm);
356 nouveau_vga_fini(drm);
94580299
BS
357fail_device:
358 nouveau_cli_destroy(&drm->client);
359 return ret;
360}
361
5b8a43ae 362static int
94580299
BS
363nouveau_drm_unload(struct drm_device *dev)
364{
77145f1c 365 struct nouveau_drm *drm = nouveau_drm(dev);
94580299 366
ebb945a9
BS
367 nouveau_fbcon_fini(dev);
368 nouveau_accel_fini(drm);
369
77145f1c
BS
370 nouveau_pm_fini(dev);
371
9430738d
BS
372 if (dev->mode_config.num_crtc)
373 nouveau_display_fini(dev);
77145f1c
BS
374 nouveau_display_destroy(dev);
375
376 nouveau_irq_fini(dev);
377 nouveau_bios_takedown(dev);
94580299 378
ebb945a9 379 nouveau_ttm_fini(drm);
cb75d97e 380 nouveau_agp_fini(drm);
77145f1c 381 nouveau_vga_fini(drm);
cb75d97e 382
94580299
BS
383 nouveau_cli_destroy(&drm->client);
384 return 0;
385}
386
387static void
388nouveau_drm_remove(struct pci_dev *pdev)
389{
77145f1c
BS
390 struct drm_device *dev = pci_get_drvdata(pdev);
391 struct nouveau_drm *drm = nouveau_drm(dev);
ebb945a9 392 struct nouveau_object *device;
77145f1c
BS
393
394 device = drm->client.base.device;
395 drm_put_dev(dev);
396
ebb945a9
BS
397 nouveau_object_ref(NULL, &device);
398 nouveau_object_debug();
94580299
BS
399}
400
401int
2d8b9ccb 402nouveau_do_suspend(struct drm_device *dev)
94580299 403{
77145f1c 404 struct nouveau_drm *drm = nouveau_drm(dev);
94580299
BS
405 struct nouveau_cli *cli;
406 int ret;
407
9430738d
BS
408 if (dev->mode_config.num_crtc) {
409 NV_INFO(drm, "suspending fbcon...\n");
410 nouveau_fbcon_set_suspend(dev, 1);
ebb945a9 411
9430738d
BS
412 NV_INFO(drm, "suspending display...\n");
413 ret = nouveau_display_suspend(dev);
414 if (ret)
415 return ret;
416 }
94580299 417
ebb945a9
BS
418 NV_INFO(drm, "evicting buffers...\n");
419 ttm_bo_evict_mm(&drm->ttm.bdev, TTM_PL_VRAM);
420
421 if (drm->fence && nouveau_fence(drm)->suspend) {
422 if (!nouveau_fence(drm)->suspend(drm))
423 return -ENOMEM;
424 }
425
426 NV_INFO(drm, "suspending client object trees...\n");
94580299
BS
427 list_for_each_entry(cli, &drm->clients, head) {
428 ret = nouveau_client_fini(&cli->base, true);
429 if (ret)
430 goto fail_client;
431 }
432
433 ret = nouveau_client_fini(&drm->client.base, true);
434 if (ret)
435 goto fail_client;
436
cb75d97e 437 nouveau_agp_fini(drm);
94580299
BS
438 return 0;
439
440fail_client:
441 list_for_each_entry_continue_reverse(cli, &drm->clients, head) {
442 nouveau_client_init(&cli->base);
443 }
444
9430738d
BS
445 if (dev->mode_config.num_crtc) {
446 NV_INFO(drm, "resuming display...\n");
447 nouveau_display_resume(dev);
448 }
94580299
BS
449 return ret;
450}
451
2d8b9ccb 452int nouveau_pmops_suspend(struct device *dev)
94580299 453{
2d8b9ccb
DA
454 struct pci_dev *pdev = to_pci_dev(dev);
455 struct drm_device *drm_dev = pci_get_drvdata(pdev);
94580299
BS
456 int ret;
457
2d8b9ccb 458 if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
94580299
BS
459 return 0;
460
2d8b9ccb 461 ret = nouveau_do_suspend(drm_dev);
94580299
BS
462 if (ret)
463 return ret;
2d8b9ccb
DA
464
465 pci_save_state(pdev);
466 pci_disable_device(pdev);
467 pci_set_power_state(pdev, PCI_D3hot);
468
469 return 0;
470}
471
472int
473nouveau_do_resume(struct drm_device *dev)
474{
475 struct nouveau_drm *drm = nouveau_drm(dev);
476 struct nouveau_cli *cli;
477
478 NV_INFO(drm, "re-enabling device...\n");
94580299 479
cb75d97e
BS
480 nouveau_agp_reset(drm);
481
ebb945a9 482 NV_INFO(drm, "resuming client object trees...\n");
94580299 483 nouveau_client_init(&drm->client.base);
ebb945a9 484 nouveau_agp_init(drm);
94580299
BS
485
486 list_for_each_entry(cli, &drm->clients, head) {
487 nouveau_client_init(&cli->base);
488 }
cb75d97e 489
ebb945a9
BS
490 if (drm->fence && nouveau_fence(drm)->resume)
491 nouveau_fence(drm)->resume(drm);
94580299 492
77145f1c
BS
493 nouveau_run_vbios_init(dev);
494 nouveau_irq_postinstall(dev);
495 nouveau_pm_resume(dev);
496
9430738d
BS
497 if (dev->mode_config.num_crtc) {
498 NV_INFO(drm, "resuming display...\n");
499 nouveau_display_resume(dev);
500 }
77145f1c 501 return 0;
94580299
BS
502}
503
2d8b9ccb
DA
504int nouveau_pmops_resume(struct device *dev)
505{
506 struct pci_dev *pdev = to_pci_dev(dev);
507 struct drm_device *drm_dev = pci_get_drvdata(pdev);
508 int ret;
509
510 if (drm_dev->switch_power_state == DRM_SWITCH_POWER_OFF)
511 return 0;
512
513 pci_set_power_state(pdev, PCI_D0);
514 pci_restore_state(pdev);
515 ret = pci_enable_device(pdev);
516 if (ret)
517 return ret;
518 pci_set_master(pdev);
519
520 return nouveau_do_resume(drm_dev);
521}
522
523static int nouveau_pmops_freeze(struct device *dev)
524{
525 struct pci_dev *pdev = to_pci_dev(dev);
526 struct drm_device *drm_dev = pci_get_drvdata(pdev);
527
528 return nouveau_do_suspend(drm_dev);
529}
530
531static int nouveau_pmops_thaw(struct device *dev)
532{
533 struct pci_dev *pdev = to_pci_dev(dev);
534 struct drm_device *drm_dev = pci_get_drvdata(pdev);
535
536 return nouveau_do_resume(drm_dev);
537}
538
539
5b8a43ae 540static int
ebb945a9
BS
541nouveau_drm_open(struct drm_device *dev, struct drm_file *fpriv)
542{
543 struct pci_dev *pdev = dev->pdev;
544 struct nouveau_drm *drm = nouveau_drm(dev);
545 struct nouveau_cli *cli;
fa6df8c1 546 char name[16];
ebb945a9
BS
547 int ret;
548
612a9aab 549 snprintf(name, sizeof(name), "%d", pid_nr(fpriv->pid));
fa6df8c1
BS
550
551 ret = nouveau_cli_create(pdev, name, sizeof(*cli), (void **)&cli);
ebb945a9
BS
552 if (ret)
553 return ret;
554
555 if (nv_device(drm->device)->card_type >= NV_50) {
556 ret = nouveau_vm_new(nv_device(drm->device), 0, (1ULL << 40),
557 0x1000, &cli->base.vm);
558 if (ret) {
559 nouveau_cli_destroy(cli);
560 return ret;
561 }
562 }
563
564 fpriv->driver_priv = cli;
565
566 mutex_lock(&drm->client.mutex);
567 list_add(&cli->head, &drm->clients);
568 mutex_unlock(&drm->client.mutex);
569 return 0;
570}
571
5b8a43ae 572static void
ebb945a9
BS
573nouveau_drm_preclose(struct drm_device *dev, struct drm_file *fpriv)
574{
575 struct nouveau_cli *cli = nouveau_cli(fpriv);
576 struct nouveau_drm *drm = nouveau_drm(dev);
577
578 if (cli->abi16)
579 nouveau_abi16_fini(cli->abi16);
580
581 mutex_lock(&drm->client.mutex);
582 list_del(&cli->head);
583 mutex_unlock(&drm->client.mutex);
584}
585
5b8a43ae 586static void
ebb945a9
BS
587nouveau_drm_postclose(struct drm_device *dev, struct drm_file *fpriv)
588{
589 struct nouveau_cli *cli = nouveau_cli(fpriv);
590 nouveau_cli_destroy(cli);
591}
592
77145f1c
BS
593static struct drm_ioctl_desc
594nouveau_ioctls[] = {
595 DRM_IOCTL_DEF_DRV(NOUVEAU_GETPARAM, nouveau_abi16_ioctl_getparam, DRM_UNLOCKED|DRM_AUTH),
596 DRM_IOCTL_DEF_DRV(NOUVEAU_SETPARAM, nouveau_abi16_ioctl_setparam, DRM_UNLOCKED|DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
597 DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_ALLOC, nouveau_abi16_ioctl_channel_alloc, DRM_UNLOCKED|DRM_AUTH),
598 DRM_IOCTL_DEF_DRV(NOUVEAU_CHANNEL_FREE, nouveau_abi16_ioctl_channel_free, DRM_UNLOCKED|DRM_AUTH),
599 DRM_IOCTL_DEF_DRV(NOUVEAU_GROBJ_ALLOC, nouveau_abi16_ioctl_grobj_alloc, DRM_UNLOCKED|DRM_AUTH),
600 DRM_IOCTL_DEF_DRV(NOUVEAU_NOTIFIEROBJ_ALLOC, nouveau_abi16_ioctl_notifierobj_alloc, DRM_UNLOCKED|DRM_AUTH),
601 DRM_IOCTL_DEF_DRV(NOUVEAU_GPUOBJ_FREE, nouveau_abi16_ioctl_gpuobj_free, DRM_UNLOCKED|DRM_AUTH),
602 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_NEW, nouveau_gem_ioctl_new, DRM_UNLOCKED|DRM_AUTH),
603 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_PUSHBUF, nouveau_gem_ioctl_pushbuf, DRM_UNLOCKED|DRM_AUTH),
604 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_PREP, nouveau_gem_ioctl_cpu_prep, DRM_UNLOCKED|DRM_AUTH),
605 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_CPU_FINI, nouveau_gem_ioctl_cpu_fini, DRM_UNLOCKED|DRM_AUTH),
606 DRM_IOCTL_DEF_DRV(NOUVEAU_GEM_INFO, nouveau_gem_ioctl_info, DRM_UNLOCKED|DRM_AUTH),
607};
608
609static const struct file_operations
610nouveau_driver_fops = {
611 .owner = THIS_MODULE,
612 .open = drm_open,
613 .release = drm_release,
614 .unlocked_ioctl = drm_ioctl,
615 .mmap = nouveau_ttm_mmap,
616 .poll = drm_poll,
617 .fasync = drm_fasync,
618 .read = drm_read,
619#if defined(CONFIG_COMPAT)
620 .compat_ioctl = nouveau_compat_ioctl,
621#endif
622 .llseek = noop_llseek,
623};
624
625static struct drm_driver
626driver = {
627 .driver_features =
628 DRIVER_USE_AGP | DRIVER_PCI_DMA | DRIVER_SG |
629 DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM |
630 DRIVER_MODESET | DRIVER_PRIME,
631
632 .load = nouveau_drm_load,
633 .unload = nouveau_drm_unload,
634 .open = nouveau_drm_open,
635 .preclose = nouveau_drm_preclose,
636 .postclose = nouveau_drm_postclose,
637 .lastclose = nouveau_vga_lastclose,
638
639 .irq_preinstall = nouveau_irq_preinstall,
640 .irq_postinstall = nouveau_irq_postinstall,
641 .irq_uninstall = nouveau_irq_uninstall,
642 .irq_handler = nouveau_irq_handler,
643
644 .get_vblank_counter = drm_vblank_count,
645 .enable_vblank = nouveau_vblank_enable,
646 .disable_vblank = nouveau_vblank_disable,
647
648 .ioctls = nouveau_ioctls,
649 .fops = &nouveau_driver_fops,
650
651 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
652 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
653 .gem_prime_export = nouveau_gem_prime_export,
654 .gem_prime_import = nouveau_gem_prime_import,
655
656 .gem_init_object = nouveau_gem_object_new,
657 .gem_free_object = nouveau_gem_object_del,
658 .gem_open_object = nouveau_gem_object_open,
659 .gem_close_object = nouveau_gem_object_close,
660
661 .dumb_create = nouveau_display_dumb_create,
662 .dumb_map_offset = nouveau_display_dumb_map_offset,
663 .dumb_destroy = nouveau_display_dumb_destroy,
664
665 .name = DRIVER_NAME,
666 .desc = DRIVER_DESC,
667#ifdef GIT_REVISION
668 .date = GIT_REVISION,
669#else
670 .date = DRIVER_DATE,
671#endif
672 .major = DRIVER_MAJOR,
673 .minor = DRIVER_MINOR,
674 .patchlevel = DRIVER_PATCHLEVEL,
675};
676
94580299
BS
677static struct pci_device_id
678nouveau_drm_pci_table[] = {
679 {
680 PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID),
681 .class = PCI_BASE_CLASS_DISPLAY << 16,
682 .class_mask = 0xff << 16,
683 },
684 {
685 PCI_DEVICE(PCI_VENDOR_ID_NVIDIA_SGS, PCI_ANY_ID),
686 .class = PCI_BASE_CLASS_DISPLAY << 16,
687 .class_mask = 0xff << 16,
688 },
689 {}
690};
691
2d8b9ccb
DA
692static const struct dev_pm_ops nouveau_pm_ops = {
693 .suspend = nouveau_pmops_suspend,
694 .resume = nouveau_pmops_resume,
695 .freeze = nouveau_pmops_freeze,
696 .thaw = nouveau_pmops_thaw,
697 .poweroff = nouveau_pmops_freeze,
698 .restore = nouveau_pmops_resume,
699};
700
94580299
BS
701static struct pci_driver
702nouveau_drm_pci_driver = {
703 .name = "nouveau",
704 .id_table = nouveau_drm_pci_table,
705 .probe = nouveau_drm_probe,
706 .remove = nouveau_drm_remove,
2d8b9ccb 707 .driver.pm = &nouveau_pm_ops,
94580299
BS
708};
709
710static int __init
711nouveau_drm_init(void)
712{
77145f1c
BS
713 driver.num_ioctls = ARRAY_SIZE(nouveau_ioctls);
714
715 if (nouveau_modeset == -1) {
716#ifdef CONFIG_VGA_CONSOLE
717 if (vgacon_text_force())
718 nouveau_modeset = 0;
77145f1c 719#endif
77145f1c
BS
720 }
721
722 if (!nouveau_modeset)
723 return 0;
724
725 nouveau_register_dsm_handler();
726 return drm_pci_init(&driver, &nouveau_drm_pci_driver);
94580299
BS
727}
728
729static void __exit
730nouveau_drm_exit(void)
731{
77145f1c
BS
732 if (!nouveau_modeset)
733 return;
734
735 drm_pci_exit(&driver, &nouveau_drm_pci_driver);
736 nouveau_unregister_dsm_handler();
94580299
BS
737}
738
739module_init(nouveau_drm_init);
740module_exit(nouveau_drm_exit);
741
742MODULE_DEVICE_TABLE(pci, nouveau_drm_pci_table);
77145f1c
BS
743MODULE_AUTHOR(DRIVER_AUTHOR);
744MODULE_DESCRIPTION(DRIVER_DESC);
94580299 745MODULE_LICENSE("GPL and additional rights");