Commit | Line | Data |
---|---|---|
7d57382e EA |
1 | /* |
2 | * Copyright 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright © 2006-2009 Intel Corporation | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
22 | * DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: | |
25 | * Eric Anholt <eric@anholt.net> | |
26 | * Jesse Barnes <jesse.barnes@intel.com> | |
27 | */ | |
28 | ||
29 | #include <linux/i2c.h> | |
5a0e3ad6 | 30 | #include <linux/slab.h> |
7d57382e | 31 | #include <linux/delay.h> |
760285e7 DH |
32 | #include <drm/drmP.h> |
33 | #include <drm/drm_crtc.h> | |
34 | #include <drm/drm_edid.h> | |
7d57382e | 35 | #include "intel_drv.h" |
760285e7 | 36 | #include <drm/i915_drm.h> |
7d57382e EA |
37 | #include "i915_drv.h" |
38 | ||
30add22d PZ |
39 | static struct drm_device *intel_hdmi_to_dev(struct intel_hdmi *intel_hdmi) |
40 | { | |
da63a9f2 | 41 | return hdmi_to_dig_port(intel_hdmi)->base.base.dev; |
30add22d PZ |
42 | } |
43 | ||
afba0188 DV |
44 | static void |
45 | assert_hdmi_port_disabled(struct intel_hdmi *intel_hdmi) | |
46 | { | |
30add22d | 47 | struct drm_device *dev = intel_hdmi_to_dev(intel_hdmi); |
afba0188 DV |
48 | struct drm_i915_private *dev_priv = dev->dev_private; |
49 | uint32_t enabled_bits; | |
50 | ||
affa9354 | 51 | enabled_bits = HAS_DDI(dev) ? DDI_BUF_CTL_ENABLE : SDVO_ENABLE; |
afba0188 | 52 | |
b242b7f7 | 53 | WARN(I915_READ(intel_hdmi->hdmi_reg) & enabled_bits, |
afba0188 DV |
54 | "HDMI port enabled, expecting disabled\n"); |
55 | } | |
56 | ||
f5bbfca3 | 57 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder) |
ea5b213a | 58 | { |
da63a9f2 PZ |
59 | struct intel_digital_port *intel_dig_port = |
60 | container_of(encoder, struct intel_digital_port, base.base); | |
61 | return &intel_dig_port->hdmi; | |
ea5b213a CW |
62 | } |
63 | ||
df0e9248 CW |
64 | static struct intel_hdmi *intel_attached_hdmi(struct drm_connector *connector) |
65 | { | |
da63a9f2 | 66 | return enc_to_intel_hdmi(&intel_attached_encoder(connector)->base); |
df0e9248 CW |
67 | } |
68 | ||
45187ace | 69 | void intel_dip_infoframe_csum(struct dip_infoframe *frame) |
3c17fe4b | 70 | { |
45187ace | 71 | uint8_t *data = (uint8_t *)frame; |
3c17fe4b DH |
72 | uint8_t sum = 0; |
73 | unsigned i; | |
74 | ||
45187ace JB |
75 | frame->checksum = 0; |
76 | frame->ecc = 0; | |
3c17fe4b | 77 | |
64a8fc01 | 78 | for (i = 0; i < frame->len + DIP_HEADER_SIZE; i++) |
3c17fe4b DH |
79 | sum += data[i]; |
80 | ||
45187ace | 81 | frame->checksum = 0x100 - sum; |
3c17fe4b DH |
82 | } |
83 | ||
bc2481f3 | 84 | static u32 g4x_infoframe_index(struct dip_infoframe *frame) |
3c17fe4b | 85 | { |
45187ace JB |
86 | switch (frame->type) { |
87 | case DIP_TYPE_AVI: | |
ed517fbb | 88 | return VIDEO_DIP_SELECT_AVI; |
45187ace | 89 | case DIP_TYPE_SPD: |
ed517fbb | 90 | return VIDEO_DIP_SELECT_SPD; |
45187ace JB |
91 | default: |
92 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
ed517fbb | 93 | return 0; |
45187ace | 94 | } |
45187ace JB |
95 | } |
96 | ||
bc2481f3 | 97 | static u32 g4x_infoframe_enable(struct dip_infoframe *frame) |
45187ace | 98 | { |
45187ace JB |
99 | switch (frame->type) { |
100 | case DIP_TYPE_AVI: | |
ed517fbb | 101 | return VIDEO_DIP_ENABLE_AVI; |
45187ace | 102 | case DIP_TYPE_SPD: |
ed517fbb | 103 | return VIDEO_DIP_ENABLE_SPD; |
fa193ff7 PZ |
104 | default: |
105 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
ed517fbb | 106 | return 0; |
fa193ff7 | 107 | } |
fa193ff7 PZ |
108 | } |
109 | ||
2da8af54 PZ |
110 | static u32 hsw_infoframe_enable(struct dip_infoframe *frame) |
111 | { | |
112 | switch (frame->type) { | |
113 | case DIP_TYPE_AVI: | |
114 | return VIDEO_DIP_ENABLE_AVI_HSW; | |
115 | case DIP_TYPE_SPD: | |
116 | return VIDEO_DIP_ENABLE_SPD_HSW; | |
117 | default: | |
118 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
119 | return 0; | |
120 | } | |
121 | } | |
122 | ||
7d9bcebe RV |
123 | static u32 hsw_infoframe_data_reg(struct dip_infoframe *frame, |
124 | enum transcoder cpu_transcoder) | |
2da8af54 PZ |
125 | { |
126 | switch (frame->type) { | |
127 | case DIP_TYPE_AVI: | |
7d9bcebe | 128 | return HSW_TVIDEO_DIP_AVI_DATA(cpu_transcoder); |
2da8af54 | 129 | case DIP_TYPE_SPD: |
7d9bcebe | 130 | return HSW_TVIDEO_DIP_SPD_DATA(cpu_transcoder); |
2da8af54 PZ |
131 | default: |
132 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", frame->type); | |
133 | return 0; | |
134 | } | |
135 | } | |
136 | ||
a3da1df7 DV |
137 | static void g4x_write_infoframe(struct drm_encoder *encoder, |
138 | struct dip_infoframe *frame) | |
45187ace JB |
139 | { |
140 | uint32_t *data = (uint32_t *)frame; | |
3c17fe4b DH |
141 | struct drm_device *dev = encoder->dev; |
142 | struct drm_i915_private *dev_priv = dev->dev_private; | |
22509ec8 | 143 | u32 val = I915_READ(VIDEO_DIP_CTL); |
45187ace | 144 | unsigned i, len = DIP_HEADER_SIZE + frame->len; |
3c17fe4b | 145 | |
822974ae PZ |
146 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
147 | ||
1d4f85ac | 148 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 149 | val |= g4x_infoframe_index(frame); |
22509ec8 | 150 | |
bc2481f3 | 151 | val &= ~g4x_infoframe_enable(frame); |
45187ace | 152 | |
22509ec8 | 153 | I915_WRITE(VIDEO_DIP_CTL, val); |
3c17fe4b | 154 | |
9d9740f0 | 155 | mmiowb(); |
45187ace | 156 | for (i = 0; i < len; i += 4) { |
3c17fe4b DH |
157 | I915_WRITE(VIDEO_DIP_DATA, *data); |
158 | data++; | |
159 | } | |
adf00b26 PZ |
160 | /* Write every possible data byte to force correct ECC calculation. */ |
161 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
162 | I915_WRITE(VIDEO_DIP_DATA, 0); | |
9d9740f0 | 163 | mmiowb(); |
3c17fe4b | 164 | |
bc2481f3 | 165 | val |= g4x_infoframe_enable(frame); |
60c5ea2d | 166 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 167 | val |= VIDEO_DIP_FREQ_VSYNC; |
45187ace | 168 | |
22509ec8 | 169 | I915_WRITE(VIDEO_DIP_CTL, val); |
9d9740f0 | 170 | POSTING_READ(VIDEO_DIP_CTL); |
3c17fe4b DH |
171 | } |
172 | ||
fdf1250a PZ |
173 | static void ibx_write_infoframe(struct drm_encoder *encoder, |
174 | struct dip_infoframe *frame) | |
175 | { | |
176 | uint32_t *data = (uint32_t *)frame; | |
177 | struct drm_device *dev = encoder->dev; | |
178 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 179 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
fdf1250a PZ |
180 | int reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
181 | unsigned i, len = DIP_HEADER_SIZE + frame->len; | |
182 | u32 val = I915_READ(reg); | |
183 | ||
822974ae PZ |
184 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
185 | ||
fdf1250a | 186 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 187 | val |= g4x_infoframe_index(frame); |
fdf1250a | 188 | |
bc2481f3 | 189 | val &= ~g4x_infoframe_enable(frame); |
fdf1250a PZ |
190 | |
191 | I915_WRITE(reg, val); | |
192 | ||
9d9740f0 | 193 | mmiowb(); |
fdf1250a PZ |
194 | for (i = 0; i < len; i += 4) { |
195 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data); | |
196 | data++; | |
197 | } | |
adf00b26 PZ |
198 | /* Write every possible data byte to force correct ECC calculation. */ |
199 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
200 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), 0); | |
9d9740f0 | 201 | mmiowb(); |
fdf1250a | 202 | |
bc2481f3 | 203 | val |= g4x_infoframe_enable(frame); |
fdf1250a | 204 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 205 | val |= VIDEO_DIP_FREQ_VSYNC; |
fdf1250a PZ |
206 | |
207 | I915_WRITE(reg, val); | |
9d9740f0 | 208 | POSTING_READ(reg); |
fdf1250a PZ |
209 | } |
210 | ||
211 | static void cpt_write_infoframe(struct drm_encoder *encoder, | |
212 | struct dip_infoframe *frame) | |
b055c8f3 | 213 | { |
45187ace | 214 | uint32_t *data = (uint32_t *)frame; |
b055c8f3 JB |
215 | struct drm_device *dev = encoder->dev; |
216 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 217 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
b055c8f3 | 218 | int reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
45187ace | 219 | unsigned i, len = DIP_HEADER_SIZE + frame->len; |
22509ec8 | 220 | u32 val = I915_READ(reg); |
b055c8f3 | 221 | |
822974ae PZ |
222 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
223 | ||
64a8fc01 | 224 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 225 | val |= g4x_infoframe_index(frame); |
45187ace | 226 | |
ecb97851 PZ |
227 | /* The DIP control register spec says that we need to update the AVI |
228 | * infoframe without clearing its enable bit */ | |
822974ae | 229 | if (frame->type != DIP_TYPE_AVI) |
bc2481f3 | 230 | val &= ~g4x_infoframe_enable(frame); |
ecb97851 | 231 | |
22509ec8 | 232 | I915_WRITE(reg, val); |
45187ace | 233 | |
9d9740f0 | 234 | mmiowb(); |
45187ace | 235 | for (i = 0; i < len; i += 4) { |
b055c8f3 JB |
236 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data); |
237 | data++; | |
238 | } | |
adf00b26 PZ |
239 | /* Write every possible data byte to force correct ECC calculation. */ |
240 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
241 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), 0); | |
9d9740f0 | 242 | mmiowb(); |
b055c8f3 | 243 | |
bc2481f3 | 244 | val |= g4x_infoframe_enable(frame); |
60c5ea2d | 245 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 246 | val |= VIDEO_DIP_FREQ_VSYNC; |
45187ace | 247 | |
22509ec8 | 248 | I915_WRITE(reg, val); |
9d9740f0 | 249 | POSTING_READ(reg); |
45187ace | 250 | } |
90b107c8 SK |
251 | |
252 | static void vlv_write_infoframe(struct drm_encoder *encoder, | |
253 | struct dip_infoframe *frame) | |
254 | { | |
255 | uint32_t *data = (uint32_t *)frame; | |
256 | struct drm_device *dev = encoder->dev; | |
257 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 258 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
90b107c8 SK |
259 | int reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); |
260 | unsigned i, len = DIP_HEADER_SIZE + frame->len; | |
22509ec8 | 261 | u32 val = I915_READ(reg); |
90b107c8 | 262 | |
822974ae PZ |
263 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
264 | ||
90b107c8 | 265 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
bc2481f3 | 266 | val |= g4x_infoframe_index(frame); |
22509ec8 | 267 | |
bc2481f3 | 268 | val &= ~g4x_infoframe_enable(frame); |
90b107c8 | 269 | |
22509ec8 | 270 | I915_WRITE(reg, val); |
90b107c8 | 271 | |
9d9740f0 | 272 | mmiowb(); |
90b107c8 SK |
273 | for (i = 0; i < len; i += 4) { |
274 | I915_WRITE(VLV_TVIDEO_DIP_DATA(intel_crtc->pipe), *data); | |
275 | data++; | |
276 | } | |
adf00b26 PZ |
277 | /* Write every possible data byte to force correct ECC calculation. */ |
278 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
279 | I915_WRITE(VLV_TVIDEO_DIP_DATA(intel_crtc->pipe), 0); | |
9d9740f0 | 280 | mmiowb(); |
90b107c8 | 281 | |
bc2481f3 | 282 | val |= g4x_infoframe_enable(frame); |
60c5ea2d | 283 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 284 | val |= VIDEO_DIP_FREQ_VSYNC; |
90b107c8 | 285 | |
22509ec8 | 286 | I915_WRITE(reg, val); |
9d9740f0 | 287 | POSTING_READ(reg); |
90b107c8 SK |
288 | } |
289 | ||
8c5f5f7c | 290 | static void hsw_write_infoframe(struct drm_encoder *encoder, |
ed517fbb | 291 | struct dip_infoframe *frame) |
8c5f5f7c | 292 | { |
2da8af54 PZ |
293 | uint32_t *data = (uint32_t *)frame; |
294 | struct drm_device *dev = encoder->dev; | |
295 | struct drm_i915_private *dev_priv = dev->dev_private; | |
296 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
3b117c8f DV |
297 | u32 ctl_reg = HSW_TVIDEO_DIP_CTL(intel_crtc->config.cpu_transcoder); |
298 | u32 data_reg = hsw_infoframe_data_reg(frame, intel_crtc->config.cpu_transcoder); | |
2da8af54 PZ |
299 | unsigned int i, len = DIP_HEADER_SIZE + frame->len; |
300 | u32 val = I915_READ(ctl_reg); | |
8c5f5f7c | 301 | |
2da8af54 PZ |
302 | if (data_reg == 0) |
303 | return; | |
304 | ||
2da8af54 PZ |
305 | val &= ~hsw_infoframe_enable(frame); |
306 | I915_WRITE(ctl_reg, val); | |
307 | ||
9d9740f0 | 308 | mmiowb(); |
2da8af54 PZ |
309 | for (i = 0; i < len; i += 4) { |
310 | I915_WRITE(data_reg + i, *data); | |
311 | data++; | |
312 | } | |
adf00b26 PZ |
313 | /* Write every possible data byte to force correct ECC calculation. */ |
314 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
315 | I915_WRITE(data_reg + i, 0); | |
9d9740f0 | 316 | mmiowb(); |
8c5f5f7c | 317 | |
2da8af54 PZ |
318 | val |= hsw_infoframe_enable(frame); |
319 | I915_WRITE(ctl_reg, val); | |
9d9740f0 | 320 | POSTING_READ(ctl_reg); |
8c5f5f7c ED |
321 | } |
322 | ||
45187ace JB |
323 | static void intel_set_infoframe(struct drm_encoder *encoder, |
324 | struct dip_infoframe *frame) | |
325 | { | |
326 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
327 | ||
45187ace JB |
328 | intel_dip_infoframe_csum(frame); |
329 | intel_hdmi->write_infoframe(encoder, frame); | |
330 | } | |
331 | ||
687f4d06 | 332 | static void intel_hdmi_set_avi_infoframe(struct drm_encoder *encoder, |
c846b619 | 333 | struct drm_display_mode *adjusted_mode) |
45187ace | 334 | { |
abedc077 | 335 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); |
50f3b016 | 336 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
45187ace JB |
337 | struct dip_infoframe avi_if = { |
338 | .type = DIP_TYPE_AVI, | |
339 | .ver = DIP_VERSION_AVI, | |
340 | .len = DIP_LEN_AVI, | |
341 | }; | |
342 | ||
c846b619 PZ |
343 | if (adjusted_mode->flags & DRM_MODE_FLAG_DBLCLK) |
344 | avi_if.body.avi.YQ_CN_PR |= DIP_AVI_PR_2; | |
345 | ||
abedc077 | 346 | if (intel_hdmi->rgb_quant_range_selectable) { |
50f3b016 | 347 | if (intel_crtc->config.limited_color_range) |
abedc077 VS |
348 | avi_if.body.avi.ITC_EC_Q_SC |= DIP_AVI_RGB_QUANT_RANGE_LIMITED; |
349 | else | |
350 | avi_if.body.avi.ITC_EC_Q_SC |= DIP_AVI_RGB_QUANT_RANGE_FULL; | |
351 | } | |
352 | ||
18316c8c | 353 | avi_if.body.avi.VIC = drm_match_cea_mode(adjusted_mode); |
9a69b885 | 354 | |
45187ace | 355 | intel_set_infoframe(encoder, &avi_if); |
b055c8f3 JB |
356 | } |
357 | ||
687f4d06 | 358 | static void intel_hdmi_set_spd_infoframe(struct drm_encoder *encoder) |
c0864cb3 JB |
359 | { |
360 | struct dip_infoframe spd_if; | |
361 | ||
362 | memset(&spd_if, 0, sizeof(spd_if)); | |
363 | spd_if.type = DIP_TYPE_SPD; | |
364 | spd_if.ver = DIP_VERSION_SPD; | |
365 | spd_if.len = DIP_LEN_SPD; | |
366 | strcpy(spd_if.body.spd.vn, "Intel"); | |
367 | strcpy(spd_if.body.spd.pd, "Integrated gfx"); | |
368 | spd_if.body.spd.sdi = DIP_SPD_PC; | |
369 | ||
370 | intel_set_infoframe(encoder, &spd_if); | |
371 | } | |
372 | ||
687f4d06 PZ |
373 | static void g4x_set_infoframes(struct drm_encoder *encoder, |
374 | struct drm_display_mode *adjusted_mode) | |
375 | { | |
0c14c7f9 | 376 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
69fde0a6 VS |
377 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
378 | struct intel_hdmi *intel_hdmi = &intel_dig_port->hdmi; | |
0c14c7f9 PZ |
379 | u32 reg = VIDEO_DIP_CTL; |
380 | u32 val = I915_READ(reg); | |
72b78c9d | 381 | u32 port; |
0c14c7f9 | 382 | |
afba0188 DV |
383 | assert_hdmi_port_disabled(intel_hdmi); |
384 | ||
0c14c7f9 PZ |
385 | /* If the registers were not initialized yet, they might be zeroes, |
386 | * which means we're selecting the AVI DIP and we're setting its | |
387 | * frequency to once. This seems to really confuse the HW and make | |
388 | * things stop working (the register spec says the AVI always needs to | |
389 | * be sent every VSync). So here we avoid writing to the register more | |
390 | * than we need and also explicitly select the AVI DIP and explicitly | |
391 | * set its frequency to every VSync. Avoiding to write it twice seems to | |
392 | * be enough to solve the problem, but being defensive shouldn't hurt us | |
393 | * either. */ | |
394 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
395 | ||
396 | if (!intel_hdmi->has_hdmi_sink) { | |
397 | if (!(val & VIDEO_DIP_ENABLE)) | |
398 | return; | |
399 | val &= ~VIDEO_DIP_ENABLE; | |
400 | I915_WRITE(reg, val); | |
9d9740f0 | 401 | POSTING_READ(reg); |
0c14c7f9 PZ |
402 | return; |
403 | } | |
404 | ||
69fde0a6 VS |
405 | switch (intel_dig_port->port) { |
406 | case PORT_B: | |
72b78c9d | 407 | port = VIDEO_DIP_PORT_B; |
f278d972 | 408 | break; |
69fde0a6 | 409 | case PORT_C: |
72b78c9d | 410 | port = VIDEO_DIP_PORT_C; |
f278d972 PZ |
411 | break; |
412 | default: | |
57df2ae9 | 413 | BUG(); |
f278d972 PZ |
414 | return; |
415 | } | |
416 | ||
72b78c9d PZ |
417 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
418 | if (val & VIDEO_DIP_ENABLE) { | |
419 | val &= ~VIDEO_DIP_ENABLE; | |
420 | I915_WRITE(reg, val); | |
9d9740f0 | 421 | POSTING_READ(reg); |
72b78c9d PZ |
422 | } |
423 | val &= ~VIDEO_DIP_PORT_MASK; | |
424 | val |= port; | |
425 | } | |
426 | ||
822974ae | 427 | val |= VIDEO_DIP_ENABLE; |
0dd87d20 | 428 | val &= ~VIDEO_DIP_ENABLE_VENDOR; |
822974ae | 429 | |
f278d972 | 430 | I915_WRITE(reg, val); |
9d9740f0 | 431 | POSTING_READ(reg); |
f278d972 | 432 | |
687f4d06 PZ |
433 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
434 | intel_hdmi_set_spd_infoframe(encoder); | |
435 | } | |
436 | ||
437 | static void ibx_set_infoframes(struct drm_encoder *encoder, | |
438 | struct drm_display_mode *adjusted_mode) | |
439 | { | |
0c14c7f9 PZ |
440 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
441 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
69fde0a6 VS |
442 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
443 | struct intel_hdmi *intel_hdmi = &intel_dig_port->hdmi; | |
0c14c7f9 PZ |
444 | u32 reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
445 | u32 val = I915_READ(reg); | |
72b78c9d | 446 | u32 port; |
0c14c7f9 | 447 | |
afba0188 DV |
448 | assert_hdmi_port_disabled(intel_hdmi); |
449 | ||
0c14c7f9 PZ |
450 | /* See the big comment in g4x_set_infoframes() */ |
451 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
452 | ||
453 | if (!intel_hdmi->has_hdmi_sink) { | |
454 | if (!(val & VIDEO_DIP_ENABLE)) | |
455 | return; | |
456 | val &= ~VIDEO_DIP_ENABLE; | |
457 | I915_WRITE(reg, val); | |
9d9740f0 | 458 | POSTING_READ(reg); |
0c14c7f9 PZ |
459 | return; |
460 | } | |
461 | ||
69fde0a6 VS |
462 | switch (intel_dig_port->port) { |
463 | case PORT_B: | |
72b78c9d | 464 | port = VIDEO_DIP_PORT_B; |
f278d972 | 465 | break; |
69fde0a6 | 466 | case PORT_C: |
72b78c9d | 467 | port = VIDEO_DIP_PORT_C; |
f278d972 | 468 | break; |
69fde0a6 | 469 | case PORT_D: |
72b78c9d | 470 | port = VIDEO_DIP_PORT_D; |
f278d972 PZ |
471 | break; |
472 | default: | |
57df2ae9 | 473 | BUG(); |
f278d972 PZ |
474 | return; |
475 | } | |
476 | ||
72b78c9d PZ |
477 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
478 | if (val & VIDEO_DIP_ENABLE) { | |
479 | val &= ~VIDEO_DIP_ENABLE; | |
480 | I915_WRITE(reg, val); | |
9d9740f0 | 481 | POSTING_READ(reg); |
72b78c9d PZ |
482 | } |
483 | val &= ~VIDEO_DIP_PORT_MASK; | |
484 | val |= port; | |
485 | } | |
486 | ||
822974ae | 487 | val |= VIDEO_DIP_ENABLE; |
0dd87d20 PZ |
488 | val &= ~(VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | |
489 | VIDEO_DIP_ENABLE_GCP); | |
822974ae | 490 | |
f278d972 | 491 | I915_WRITE(reg, val); |
9d9740f0 | 492 | POSTING_READ(reg); |
f278d972 | 493 | |
687f4d06 PZ |
494 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
495 | intel_hdmi_set_spd_infoframe(encoder); | |
496 | } | |
497 | ||
498 | static void cpt_set_infoframes(struct drm_encoder *encoder, | |
499 | struct drm_display_mode *adjusted_mode) | |
500 | { | |
0c14c7f9 PZ |
501 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
502 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
503 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
504 | u32 reg = TVIDEO_DIP_CTL(intel_crtc->pipe); | |
505 | u32 val = I915_READ(reg); | |
506 | ||
afba0188 DV |
507 | assert_hdmi_port_disabled(intel_hdmi); |
508 | ||
0c14c7f9 PZ |
509 | /* See the big comment in g4x_set_infoframes() */ |
510 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
511 | ||
512 | if (!intel_hdmi->has_hdmi_sink) { | |
513 | if (!(val & VIDEO_DIP_ENABLE)) | |
514 | return; | |
515 | val &= ~(VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI); | |
516 | I915_WRITE(reg, val); | |
9d9740f0 | 517 | POSTING_READ(reg); |
0c14c7f9 PZ |
518 | return; |
519 | } | |
520 | ||
822974ae PZ |
521 | /* Set both together, unset both together: see the spec. */ |
522 | val |= VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI; | |
0dd87d20 PZ |
523 | val &= ~(VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | |
524 | VIDEO_DIP_ENABLE_GCP); | |
822974ae PZ |
525 | |
526 | I915_WRITE(reg, val); | |
9d9740f0 | 527 | POSTING_READ(reg); |
822974ae | 528 | |
687f4d06 PZ |
529 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
530 | intel_hdmi_set_spd_infoframe(encoder); | |
531 | } | |
532 | ||
533 | static void vlv_set_infoframes(struct drm_encoder *encoder, | |
534 | struct drm_display_mode *adjusted_mode) | |
535 | { | |
0c14c7f9 PZ |
536 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
537 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
538 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
539 | u32 reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); | |
540 | u32 val = I915_READ(reg); | |
541 | ||
afba0188 DV |
542 | assert_hdmi_port_disabled(intel_hdmi); |
543 | ||
0c14c7f9 PZ |
544 | /* See the big comment in g4x_set_infoframes() */ |
545 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
546 | ||
547 | if (!intel_hdmi->has_hdmi_sink) { | |
548 | if (!(val & VIDEO_DIP_ENABLE)) | |
549 | return; | |
550 | val &= ~VIDEO_DIP_ENABLE; | |
551 | I915_WRITE(reg, val); | |
9d9740f0 | 552 | POSTING_READ(reg); |
0c14c7f9 PZ |
553 | return; |
554 | } | |
555 | ||
822974ae | 556 | val |= VIDEO_DIP_ENABLE; |
0dd87d20 PZ |
557 | val &= ~(VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | |
558 | VIDEO_DIP_ENABLE_GCP); | |
822974ae PZ |
559 | |
560 | I915_WRITE(reg, val); | |
9d9740f0 | 561 | POSTING_READ(reg); |
822974ae | 562 | |
687f4d06 PZ |
563 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
564 | intel_hdmi_set_spd_infoframe(encoder); | |
565 | } | |
566 | ||
567 | static void hsw_set_infoframes(struct drm_encoder *encoder, | |
568 | struct drm_display_mode *adjusted_mode) | |
569 | { | |
0c14c7f9 PZ |
570 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
571 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
572 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
3b117c8f | 573 | u32 reg = HSW_TVIDEO_DIP_CTL(intel_crtc->config.cpu_transcoder); |
0dd87d20 | 574 | u32 val = I915_READ(reg); |
0c14c7f9 | 575 | |
afba0188 DV |
576 | assert_hdmi_port_disabled(intel_hdmi); |
577 | ||
0c14c7f9 PZ |
578 | if (!intel_hdmi->has_hdmi_sink) { |
579 | I915_WRITE(reg, 0); | |
9d9740f0 | 580 | POSTING_READ(reg); |
0c14c7f9 PZ |
581 | return; |
582 | } | |
583 | ||
0dd87d20 PZ |
584 | val &= ~(VIDEO_DIP_ENABLE_VSC_HSW | VIDEO_DIP_ENABLE_GCP_HSW | |
585 | VIDEO_DIP_ENABLE_VS_HSW | VIDEO_DIP_ENABLE_GMP_HSW); | |
586 | ||
587 | I915_WRITE(reg, val); | |
9d9740f0 | 588 | POSTING_READ(reg); |
0dd87d20 | 589 | |
687f4d06 PZ |
590 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
591 | intel_hdmi_set_spd_infoframe(encoder); | |
592 | } | |
593 | ||
c59423a3 | 594 | static void intel_hdmi_mode_set(struct intel_encoder *encoder) |
7d57382e | 595 | { |
c59423a3 | 596 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 597 | struct drm_i915_private *dev_priv = dev->dev_private; |
c59423a3 DV |
598 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
599 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
600 | struct drm_display_mode *adjusted_mode = &crtc->config.adjusted_mode; | |
b242b7f7 | 601 | u32 hdmi_val; |
7d57382e | 602 | |
b242b7f7 | 603 | hdmi_val = SDVO_ENCODING_HDMI; |
2af2c490 | 604 | if (!HAS_PCH_SPLIT(dev)) |
b242b7f7 | 605 | hdmi_val |= intel_hdmi->color_range; |
b599c0bc | 606 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
b242b7f7 | 607 | hdmi_val |= SDVO_VSYNC_ACTIVE_HIGH; |
b599c0bc | 608 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
b242b7f7 | 609 | hdmi_val |= SDVO_HSYNC_ACTIVE_HIGH; |
7d57382e | 610 | |
c59423a3 | 611 | if (crtc->config.pipe_bpp > 24) |
4f3a8bc7 | 612 | hdmi_val |= HDMI_COLOR_FORMAT_12bpc; |
020f6704 | 613 | else |
4f3a8bc7 | 614 | hdmi_val |= SDVO_COLOR_FORMAT_8bpc; |
020f6704 | 615 | |
2e3d6006 ZW |
616 | /* Required on CPT */ |
617 | if (intel_hdmi->has_hdmi_sink && HAS_PCH_CPT(dev)) | |
dc0fa718 | 618 | hdmi_val |= HDMI_MODE_SELECT_HDMI; |
2e3d6006 | 619 | |
3c17fe4b | 620 | if (intel_hdmi->has_audio) { |
e0dac65e | 621 | DRM_DEBUG_DRIVER("Enabling HDMI audio on pipe %c\n", |
c59423a3 | 622 | pipe_name(crtc->pipe)); |
b242b7f7 | 623 | hdmi_val |= SDVO_AUDIO_ENABLE; |
dc0fa718 | 624 | hdmi_val |= HDMI_MODE_SELECT_HDMI; |
c59423a3 | 625 | intel_write_eld(&encoder->base, adjusted_mode); |
3c17fe4b | 626 | } |
7d57382e | 627 | |
75770564 | 628 | if (HAS_PCH_CPT(dev)) |
c59423a3 | 629 | hdmi_val |= SDVO_PIPE_SEL_CPT(crtc->pipe); |
dc0fa718 | 630 | else |
c59423a3 | 631 | hdmi_val |= SDVO_PIPE_SEL(crtc->pipe); |
7d57382e | 632 | |
b242b7f7 PZ |
633 | I915_WRITE(intel_hdmi->hdmi_reg, hdmi_val); |
634 | POSTING_READ(intel_hdmi->hdmi_reg); | |
3c17fe4b | 635 | |
c59423a3 | 636 | intel_hdmi->set_infoframes(&encoder->base, adjusted_mode); |
7d57382e EA |
637 | } |
638 | ||
85234cdc DV |
639 | static bool intel_hdmi_get_hw_state(struct intel_encoder *encoder, |
640 | enum pipe *pipe) | |
7d57382e | 641 | { |
85234cdc | 642 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 643 | struct drm_i915_private *dev_priv = dev->dev_private; |
85234cdc DV |
644 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
645 | u32 tmp; | |
646 | ||
b242b7f7 | 647 | tmp = I915_READ(intel_hdmi->hdmi_reg); |
85234cdc DV |
648 | |
649 | if (!(tmp & SDVO_ENABLE)) | |
650 | return false; | |
651 | ||
652 | if (HAS_PCH_CPT(dev)) | |
653 | *pipe = PORT_TO_PIPE_CPT(tmp); | |
654 | else | |
655 | *pipe = PORT_TO_PIPE(tmp); | |
656 | ||
657 | return true; | |
658 | } | |
659 | ||
045ac3b5 JB |
660 | static void intel_hdmi_get_config(struct intel_encoder *encoder, |
661 | struct intel_crtc_config *pipe_config) | |
662 | { | |
663 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
664 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; | |
665 | u32 tmp, flags = 0; | |
666 | ||
667 | tmp = I915_READ(intel_hdmi->hdmi_reg); | |
668 | ||
669 | if (tmp & SDVO_HSYNC_ACTIVE_HIGH) | |
670 | flags |= DRM_MODE_FLAG_PHSYNC; | |
671 | else | |
672 | flags |= DRM_MODE_FLAG_NHSYNC; | |
673 | ||
674 | if (tmp & SDVO_VSYNC_ACTIVE_HIGH) | |
675 | flags |= DRM_MODE_FLAG_PVSYNC; | |
676 | else | |
677 | flags |= DRM_MODE_FLAG_NVSYNC; | |
678 | ||
679 | pipe_config->adjusted_mode.flags |= flags; | |
680 | } | |
681 | ||
5ab432ef | 682 | static void intel_enable_hdmi(struct intel_encoder *encoder) |
7d57382e | 683 | { |
5ab432ef | 684 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 685 | struct drm_i915_private *dev_priv = dev->dev_private; |
dc0fa718 | 686 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); |
5ab432ef | 687 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
7d57382e | 688 | u32 temp; |
2deed761 WF |
689 | u32 enable_bits = SDVO_ENABLE; |
690 | ||
691 | if (intel_hdmi->has_audio) | |
692 | enable_bits |= SDVO_AUDIO_ENABLE; | |
7d57382e | 693 | |
b242b7f7 | 694 | temp = I915_READ(intel_hdmi->hdmi_reg); |
d8a2d0e0 | 695 | |
7a87c289 | 696 | /* HW workaround for IBX, we need to move the port to transcoder A |
dc0fa718 PZ |
697 | * before disabling it, so restore the transcoder select bit here. */ |
698 | if (HAS_PCH_IBX(dev)) | |
699 | enable_bits |= SDVO_PIPE_SEL(intel_crtc->pipe); | |
7a87c289 | 700 | |
d8a2d0e0 ZW |
701 | /* HW workaround, need to toggle enable bit off and on for 12bpc, but |
702 | * we do this anyway which shows more stable in testing. | |
703 | */ | |
c619eed4 | 704 | if (HAS_PCH_SPLIT(dev)) { |
b242b7f7 PZ |
705 | I915_WRITE(intel_hdmi->hdmi_reg, temp & ~SDVO_ENABLE); |
706 | POSTING_READ(intel_hdmi->hdmi_reg); | |
d8a2d0e0 ZW |
707 | } |
708 | ||
5ab432ef DV |
709 | temp |= enable_bits; |
710 | ||
b242b7f7 PZ |
711 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
712 | POSTING_READ(intel_hdmi->hdmi_reg); | |
5ab432ef DV |
713 | |
714 | /* HW workaround, need to write this twice for issue that may result | |
715 | * in first write getting masked. | |
716 | */ | |
717 | if (HAS_PCH_SPLIT(dev)) { | |
b242b7f7 PZ |
718 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
719 | POSTING_READ(intel_hdmi->hdmi_reg); | |
7d57382e | 720 | } |
89b667f8 JB |
721 | |
722 | if (IS_VALLEYVIEW(dev)) { | |
723 | struct intel_digital_port *dport = | |
724 | enc_to_dig_port(&encoder->base); | |
725 | int channel = vlv_dport_to_channel(dport); | |
726 | ||
727 | vlv_wait_port_ready(dev_priv, channel); | |
728 | } | |
5ab432ef DV |
729 | } |
730 | ||
731 | static void intel_disable_hdmi(struct intel_encoder *encoder) | |
732 | { | |
733 | struct drm_device *dev = encoder->base.dev; | |
734 | struct drm_i915_private *dev_priv = dev->dev_private; | |
735 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
736 | u32 temp; | |
3cce574f | 737 | u32 enable_bits = SDVO_ENABLE | SDVO_AUDIO_ENABLE; |
5ab432ef | 738 | |
b242b7f7 | 739 | temp = I915_READ(intel_hdmi->hdmi_reg); |
5ab432ef DV |
740 | |
741 | /* HW workaround for IBX, we need to move the port to transcoder A | |
742 | * before disabling it. */ | |
743 | if (HAS_PCH_IBX(dev)) { | |
744 | struct drm_crtc *crtc = encoder->base.crtc; | |
745 | int pipe = crtc ? to_intel_crtc(crtc)->pipe : -1; | |
746 | ||
747 | if (temp & SDVO_PIPE_B_SELECT) { | |
748 | temp &= ~SDVO_PIPE_B_SELECT; | |
b242b7f7 PZ |
749 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
750 | POSTING_READ(intel_hdmi->hdmi_reg); | |
5ab432ef DV |
751 | |
752 | /* Again we need to write this twice. */ | |
b242b7f7 PZ |
753 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
754 | POSTING_READ(intel_hdmi->hdmi_reg); | |
5ab432ef DV |
755 | |
756 | /* Transcoder selection bits only update | |
757 | * effectively on vblank. */ | |
758 | if (crtc) | |
759 | intel_wait_for_vblank(dev, pipe); | |
760 | else | |
761 | msleep(50); | |
762 | } | |
7d57382e | 763 | } |
d8a2d0e0 | 764 | |
5ab432ef DV |
765 | /* HW workaround, need to toggle enable bit off and on for 12bpc, but |
766 | * we do this anyway which shows more stable in testing. | |
767 | */ | |
768 | if (HAS_PCH_SPLIT(dev)) { | |
b242b7f7 PZ |
769 | I915_WRITE(intel_hdmi->hdmi_reg, temp & ~SDVO_ENABLE); |
770 | POSTING_READ(intel_hdmi->hdmi_reg); | |
5ab432ef DV |
771 | } |
772 | ||
773 | temp &= ~enable_bits; | |
d8a2d0e0 | 774 | |
b242b7f7 PZ |
775 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
776 | POSTING_READ(intel_hdmi->hdmi_reg); | |
d8a2d0e0 ZW |
777 | |
778 | /* HW workaround, need to write this twice for issue that may result | |
779 | * in first write getting masked. | |
780 | */ | |
c619eed4 | 781 | if (HAS_PCH_SPLIT(dev)) { |
b242b7f7 PZ |
782 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
783 | POSTING_READ(intel_hdmi->hdmi_reg); | |
d8a2d0e0 | 784 | } |
7d57382e EA |
785 | } |
786 | ||
7d57382e EA |
787 | static int intel_hdmi_mode_valid(struct drm_connector *connector, |
788 | struct drm_display_mode *mode) | |
789 | { | |
790 | if (mode->clock > 165000) | |
791 | return MODE_CLOCK_HIGH; | |
792 | if (mode->clock < 20000) | |
5cbba41d | 793 | return MODE_CLOCK_LOW; |
7d57382e EA |
794 | |
795 | if (mode->flags & DRM_MODE_FLAG_DBLSCAN) | |
796 | return MODE_NO_DBLESCAN; | |
797 | ||
798 | return MODE_OK; | |
799 | } | |
800 | ||
5bfe2ac0 DV |
801 | bool intel_hdmi_compute_config(struct intel_encoder *encoder, |
802 | struct intel_crtc_config *pipe_config) | |
7d57382e | 803 | { |
5bfe2ac0 DV |
804 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
805 | struct drm_device *dev = encoder->base.dev; | |
806 | struct drm_display_mode *adjusted_mode = &pipe_config->adjusted_mode; | |
325b9d04 | 807 | int clock_12bpc = pipe_config->requested_mode.clock * 3 / 2; |
e29c22c0 | 808 | int desired_bpp; |
3685a8f3 | 809 | |
55bc60db VS |
810 | if (intel_hdmi->color_range_auto) { |
811 | /* See CEA-861-E - 5.1 Default Encoding Parameters */ | |
812 | if (intel_hdmi->has_hdmi_sink && | |
18316c8c | 813 | drm_match_cea_mode(adjusted_mode) > 1) |
4f3a8bc7 | 814 | intel_hdmi->color_range = HDMI_COLOR_RANGE_16_235; |
55bc60db VS |
815 | else |
816 | intel_hdmi->color_range = 0; | |
817 | } | |
818 | ||
3685a8f3 | 819 | if (intel_hdmi->color_range) |
50f3b016 | 820 | pipe_config->limited_color_range = true; |
3685a8f3 | 821 | |
5bfe2ac0 DV |
822 | if (HAS_PCH_SPLIT(dev) && !HAS_DDI(dev)) |
823 | pipe_config->has_pch_encoder = true; | |
824 | ||
4e53c2e0 DV |
825 | /* |
826 | * HDMI is either 12 or 8, so if the display lets 10bpc sneak | |
827 | * through, clamp it down. Note that g4x/vlv don't support 12bpc hdmi | |
325b9d04 DV |
828 | * outputs. We also need to check that the higher clock still fits |
829 | * within limits. | |
4e53c2e0 | 830 | */ |
325b9d04 DV |
831 | if (pipe_config->pipe_bpp > 8*3 && clock_12bpc <= 225000 |
832 | && HAS_PCH_SPLIT(dev)) { | |
e29c22c0 DV |
833 | DRM_DEBUG_KMS("picking bpc to 12 for HDMI output\n"); |
834 | desired_bpp = 12*3; | |
325b9d04 DV |
835 | |
836 | /* Need to adjust the port link by 1.5x for 12bpc. */ | |
ff9a6750 | 837 | pipe_config->port_clock = clock_12bpc; |
4e53c2e0 | 838 | } else { |
e29c22c0 DV |
839 | DRM_DEBUG_KMS("picking bpc to 8 for HDMI output\n"); |
840 | desired_bpp = 8*3; | |
841 | } | |
842 | ||
843 | if (!pipe_config->bw_constrained) { | |
844 | DRM_DEBUG_KMS("forcing pipe bpc to %i for HDMI\n", desired_bpp); | |
845 | pipe_config->pipe_bpp = desired_bpp; | |
4e53c2e0 DV |
846 | } |
847 | ||
325b9d04 DV |
848 | if (adjusted_mode->clock > 225000) { |
849 | DRM_DEBUG_KMS("too high HDMI clock, rejecting mode\n"); | |
850 | return false; | |
851 | } | |
852 | ||
7d57382e EA |
853 | return true; |
854 | } | |
855 | ||
aa93d632 | 856 | static enum drm_connector_status |
930a9e28 | 857 | intel_hdmi_detect(struct drm_connector *connector, bool force) |
9dff6af8 | 858 | { |
b0ea7d37 | 859 | struct drm_device *dev = connector->dev; |
df0e9248 | 860 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); |
d63885da PZ |
861 | struct intel_digital_port *intel_dig_port = |
862 | hdmi_to_dig_port(intel_hdmi); | |
863 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
b0ea7d37 | 864 | struct drm_i915_private *dev_priv = dev->dev_private; |
f899fc64 | 865 | struct edid *edid; |
aa93d632 | 866 | enum drm_connector_status status = connector_status_disconnected; |
9dff6af8 | 867 | |
164c8598 CW |
868 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
869 | connector->base.id, drm_get_connector_name(connector)); | |
870 | ||
ea5b213a | 871 | intel_hdmi->has_hdmi_sink = false; |
2e3d6006 | 872 | intel_hdmi->has_audio = false; |
abedc077 | 873 | intel_hdmi->rgb_quant_range_selectable = false; |
f899fc64 | 874 | edid = drm_get_edid(connector, |
3bd7d909 DK |
875 | intel_gmbus_get_adapter(dev_priv, |
876 | intel_hdmi->ddc_bus)); | |
2ded9e27 | 877 | |
aa93d632 | 878 | if (edid) { |
be9f1c4f | 879 | if (edid->input & DRM_EDID_INPUT_DIGITAL) { |
aa93d632 | 880 | status = connector_status_connected; |
b1d7e4b4 WF |
881 | if (intel_hdmi->force_audio != HDMI_AUDIO_OFF_DVI) |
882 | intel_hdmi->has_hdmi_sink = | |
883 | drm_detect_hdmi_monitor(edid); | |
2e3d6006 | 884 | intel_hdmi->has_audio = drm_detect_monitor_audio(edid); |
abedc077 VS |
885 | intel_hdmi->rgb_quant_range_selectable = |
886 | drm_rgb_quant_range_selectable(edid); | |
aa93d632 | 887 | } |
aa93d632 | 888 | kfree(edid); |
9dff6af8 | 889 | } |
30ad48b7 | 890 | |
55b7d6e8 | 891 | if (status == connector_status_connected) { |
b1d7e4b4 WF |
892 | if (intel_hdmi->force_audio != HDMI_AUDIO_AUTO) |
893 | intel_hdmi->has_audio = | |
894 | (intel_hdmi->force_audio == HDMI_AUDIO_ON); | |
d63885da | 895 | intel_encoder->type = INTEL_OUTPUT_HDMI; |
55b7d6e8 CW |
896 | } |
897 | ||
2ded9e27 | 898 | return status; |
7d57382e EA |
899 | } |
900 | ||
901 | static int intel_hdmi_get_modes(struct drm_connector *connector) | |
902 | { | |
df0e9248 | 903 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); |
f899fc64 | 904 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
7d57382e EA |
905 | |
906 | /* We should parse the EDID data and find out if it's an HDMI sink so | |
907 | * we can send audio to it. | |
908 | */ | |
909 | ||
f899fc64 | 910 | return intel_ddc_get_modes(connector, |
3bd7d909 DK |
911 | intel_gmbus_get_adapter(dev_priv, |
912 | intel_hdmi->ddc_bus)); | |
7d57382e EA |
913 | } |
914 | ||
1aad7ac0 CW |
915 | static bool |
916 | intel_hdmi_detect_audio(struct drm_connector *connector) | |
917 | { | |
918 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
919 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
920 | struct edid *edid; | |
921 | bool has_audio = false; | |
922 | ||
923 | edid = drm_get_edid(connector, | |
3bd7d909 DK |
924 | intel_gmbus_get_adapter(dev_priv, |
925 | intel_hdmi->ddc_bus)); | |
1aad7ac0 CW |
926 | if (edid) { |
927 | if (edid->input & DRM_EDID_INPUT_DIGITAL) | |
928 | has_audio = drm_detect_monitor_audio(edid); | |
1aad7ac0 CW |
929 | kfree(edid); |
930 | } | |
931 | ||
932 | return has_audio; | |
933 | } | |
934 | ||
55b7d6e8 CW |
935 | static int |
936 | intel_hdmi_set_property(struct drm_connector *connector, | |
ed517fbb PZ |
937 | struct drm_property *property, |
938 | uint64_t val) | |
55b7d6e8 CW |
939 | { |
940 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
da63a9f2 PZ |
941 | struct intel_digital_port *intel_dig_port = |
942 | hdmi_to_dig_port(intel_hdmi); | |
e953fd7b | 943 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
55b7d6e8 CW |
944 | int ret; |
945 | ||
662595df | 946 | ret = drm_object_property_set_value(&connector->base, property, val); |
55b7d6e8 CW |
947 | if (ret) |
948 | return ret; | |
949 | ||
3f43c48d | 950 | if (property == dev_priv->force_audio_property) { |
b1d7e4b4 | 951 | enum hdmi_force_audio i = val; |
1aad7ac0 CW |
952 | bool has_audio; |
953 | ||
954 | if (i == intel_hdmi->force_audio) | |
55b7d6e8 CW |
955 | return 0; |
956 | ||
1aad7ac0 | 957 | intel_hdmi->force_audio = i; |
55b7d6e8 | 958 | |
b1d7e4b4 | 959 | if (i == HDMI_AUDIO_AUTO) |
1aad7ac0 CW |
960 | has_audio = intel_hdmi_detect_audio(connector); |
961 | else | |
b1d7e4b4 | 962 | has_audio = (i == HDMI_AUDIO_ON); |
1aad7ac0 | 963 | |
b1d7e4b4 WF |
964 | if (i == HDMI_AUDIO_OFF_DVI) |
965 | intel_hdmi->has_hdmi_sink = 0; | |
55b7d6e8 | 966 | |
1aad7ac0 | 967 | intel_hdmi->has_audio = has_audio; |
55b7d6e8 CW |
968 | goto done; |
969 | } | |
970 | ||
e953fd7b | 971 | if (property == dev_priv->broadcast_rgb_property) { |
ae4edb80 DV |
972 | bool old_auto = intel_hdmi->color_range_auto; |
973 | uint32_t old_range = intel_hdmi->color_range; | |
974 | ||
55bc60db VS |
975 | switch (val) { |
976 | case INTEL_BROADCAST_RGB_AUTO: | |
977 | intel_hdmi->color_range_auto = true; | |
978 | break; | |
979 | case INTEL_BROADCAST_RGB_FULL: | |
980 | intel_hdmi->color_range_auto = false; | |
981 | intel_hdmi->color_range = 0; | |
982 | break; | |
983 | case INTEL_BROADCAST_RGB_LIMITED: | |
984 | intel_hdmi->color_range_auto = false; | |
4f3a8bc7 | 985 | intel_hdmi->color_range = HDMI_COLOR_RANGE_16_235; |
55bc60db VS |
986 | break; |
987 | default: | |
988 | return -EINVAL; | |
989 | } | |
ae4edb80 DV |
990 | |
991 | if (old_auto == intel_hdmi->color_range_auto && | |
992 | old_range == intel_hdmi->color_range) | |
993 | return 0; | |
994 | ||
e953fd7b CW |
995 | goto done; |
996 | } | |
997 | ||
55b7d6e8 CW |
998 | return -EINVAL; |
999 | ||
1000 | done: | |
c0c36b94 CW |
1001 | if (intel_dig_port->base.base.crtc) |
1002 | intel_crtc_restore_mode(intel_dig_port->base.base.crtc); | |
55b7d6e8 CW |
1003 | |
1004 | return 0; | |
1005 | } | |
1006 | ||
89b667f8 JB |
1007 | static void intel_hdmi_pre_enable(struct intel_encoder *encoder) |
1008 | { | |
1009 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1010 | struct drm_device *dev = encoder->base.dev; | |
1011 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1012 | struct intel_crtc *intel_crtc = | |
1013 | to_intel_crtc(encoder->base.crtc); | |
1014 | int port = vlv_dport_to_channel(dport); | |
1015 | int pipe = intel_crtc->pipe; | |
1016 | u32 val; | |
1017 | ||
1018 | if (!IS_VALLEYVIEW(dev)) | |
1019 | return; | |
1020 | ||
89b667f8 | 1021 | /* Enable clock channels for this port */ |
0980a60f | 1022 | mutex_lock(&dev_priv->dpio_lock); |
ae99258f | 1023 | val = vlv_dpio_read(dev_priv, DPIO_DATA_LANE_A(port)); |
89b667f8 JB |
1024 | val = 0; |
1025 | if (pipe) | |
1026 | val |= (1<<21); | |
1027 | else | |
1028 | val &= ~(1<<21); | |
1029 | val |= 0x001000c4; | |
ae99258f | 1030 | vlv_dpio_write(dev_priv, DPIO_DATA_CHANNEL(port), val); |
89b667f8 JB |
1031 | |
1032 | /* HDMI 1.0V-2dB */ | |
ae99258f JN |
1033 | vlv_dpio_write(dev_priv, DPIO_TX_OCALINIT(port), 0); |
1034 | vlv_dpio_write(dev_priv, DPIO_TX_SWING_CTL4(port), | |
89b667f8 | 1035 | 0x2b245f5f); |
ae99258f | 1036 | vlv_dpio_write(dev_priv, DPIO_TX_SWING_CTL2(port), |
89b667f8 | 1037 | 0x5578b83a); |
ae99258f | 1038 | vlv_dpio_write(dev_priv, DPIO_TX_SWING_CTL3(port), |
89b667f8 | 1039 | 0x0c782040); |
ae99258f | 1040 | vlv_dpio_write(dev_priv, DPIO_TX3_SWING_CTL4(port), |
89b667f8 | 1041 | 0x2b247878); |
ae99258f JN |
1042 | vlv_dpio_write(dev_priv, DPIO_PCS_STAGGER0(port), 0x00030000); |
1043 | vlv_dpio_write(dev_priv, DPIO_PCS_CTL_OVER1(port), | |
89b667f8 | 1044 | 0x00002000); |
ae99258f | 1045 | vlv_dpio_write(dev_priv, DPIO_TX_OCALINIT(port), |
89b667f8 JB |
1046 | DPIO_TX_OCALINIT_EN); |
1047 | ||
1048 | /* Program lane clock */ | |
ae99258f | 1049 | vlv_dpio_write(dev_priv, DPIO_PCS_CLOCKBUF0(port), |
89b667f8 | 1050 | 0x00760018); |
ae99258f | 1051 | vlv_dpio_write(dev_priv, DPIO_PCS_CLOCKBUF8(port), |
89b667f8 | 1052 | 0x00400888); |
0980a60f | 1053 | mutex_unlock(&dev_priv->dpio_lock); |
89b667f8 JB |
1054 | } |
1055 | ||
1056 | static void intel_hdmi_pre_pll_enable(struct intel_encoder *encoder) | |
1057 | { | |
1058 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1059 | struct drm_device *dev = encoder->base.dev; | |
1060 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1061 | int port = vlv_dport_to_channel(dport); | |
1062 | ||
1063 | if (!IS_VALLEYVIEW(dev)) | |
1064 | return; | |
1065 | ||
89b667f8 | 1066 | /* Program Tx lane resets to default */ |
0980a60f | 1067 | mutex_lock(&dev_priv->dpio_lock); |
ae99258f | 1068 | vlv_dpio_write(dev_priv, DPIO_PCS_TX(port), |
89b667f8 JB |
1069 | DPIO_PCS_TX_LANE2_RESET | |
1070 | DPIO_PCS_TX_LANE1_RESET); | |
ae99258f | 1071 | vlv_dpio_write(dev_priv, DPIO_PCS_CLK(port), |
89b667f8 JB |
1072 | DPIO_PCS_CLK_CRI_RXEB_EIOS_EN | |
1073 | DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN | | |
1074 | (1<<DPIO_PCS_CLK_DATAWIDTH_SHIFT) | | |
1075 | DPIO_PCS_CLK_SOFT_RESET); | |
1076 | ||
1077 | /* Fix up inter-pair skew failure */ | |
ae99258f JN |
1078 | vlv_dpio_write(dev_priv, DPIO_PCS_STAGGER1(port), 0x00750f00); |
1079 | vlv_dpio_write(dev_priv, DPIO_TX_CTL(port), 0x00001500); | |
1080 | vlv_dpio_write(dev_priv, DPIO_TX_LANE(port), 0x40400000); | |
89b667f8 | 1081 | |
ae99258f | 1082 | vlv_dpio_write(dev_priv, DPIO_PCS_CTL_OVER1(port), |
89b667f8 | 1083 | 0x00002000); |
ae99258f | 1084 | vlv_dpio_write(dev_priv, DPIO_TX_OCALINIT(port), |
89b667f8 | 1085 | DPIO_TX_OCALINIT_EN); |
0980a60f | 1086 | mutex_unlock(&dev_priv->dpio_lock); |
89b667f8 JB |
1087 | } |
1088 | ||
1089 | static void intel_hdmi_post_disable(struct intel_encoder *encoder) | |
1090 | { | |
1091 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1092 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; | |
1093 | int port = vlv_dport_to_channel(dport); | |
1094 | ||
1095 | /* Reset lanes to avoid HDMI flicker (VLV w/a) */ | |
1096 | mutex_lock(&dev_priv->dpio_lock); | |
ae99258f JN |
1097 | vlv_dpio_write(dev_priv, DPIO_PCS_TX(port), 0x00000000); |
1098 | vlv_dpio_write(dev_priv, DPIO_PCS_CLK(port), 0x00e00060); | |
89b667f8 JB |
1099 | mutex_unlock(&dev_priv->dpio_lock); |
1100 | } | |
1101 | ||
7d57382e EA |
1102 | static void intel_hdmi_destroy(struct drm_connector *connector) |
1103 | { | |
7d57382e EA |
1104 | drm_sysfs_connector_remove(connector); |
1105 | drm_connector_cleanup(connector); | |
674e2d08 | 1106 | kfree(connector); |
7d57382e EA |
1107 | } |
1108 | ||
7d57382e | 1109 | static const struct drm_connector_funcs intel_hdmi_connector_funcs = { |
5ab432ef | 1110 | .dpms = intel_connector_dpms, |
7d57382e EA |
1111 | .detect = intel_hdmi_detect, |
1112 | .fill_modes = drm_helper_probe_single_connector_modes, | |
55b7d6e8 | 1113 | .set_property = intel_hdmi_set_property, |
7d57382e EA |
1114 | .destroy = intel_hdmi_destroy, |
1115 | }; | |
1116 | ||
1117 | static const struct drm_connector_helper_funcs intel_hdmi_connector_helper_funcs = { | |
1118 | .get_modes = intel_hdmi_get_modes, | |
1119 | .mode_valid = intel_hdmi_mode_valid, | |
df0e9248 | 1120 | .best_encoder = intel_best_encoder, |
7d57382e EA |
1121 | }; |
1122 | ||
7d57382e | 1123 | static const struct drm_encoder_funcs intel_hdmi_enc_funcs = { |
ea5b213a | 1124 | .destroy = intel_encoder_destroy, |
7d57382e EA |
1125 | }; |
1126 | ||
55b7d6e8 CW |
1127 | static void |
1128 | intel_hdmi_add_properties(struct intel_hdmi *intel_hdmi, struct drm_connector *connector) | |
1129 | { | |
3f43c48d | 1130 | intel_attach_force_audio_property(connector); |
e953fd7b | 1131 | intel_attach_broadcast_rgb_property(connector); |
55bc60db | 1132 | intel_hdmi->color_range_auto = true; |
55b7d6e8 CW |
1133 | } |
1134 | ||
00c09d70 PZ |
1135 | void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, |
1136 | struct intel_connector *intel_connector) | |
7d57382e | 1137 | { |
b9cb234c PZ |
1138 | struct drm_connector *connector = &intel_connector->base; |
1139 | struct intel_hdmi *intel_hdmi = &intel_dig_port->hdmi; | |
1140 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
1141 | struct drm_device *dev = intel_encoder->base.dev; | |
7d57382e | 1142 | struct drm_i915_private *dev_priv = dev->dev_private; |
174edf1f | 1143 | enum port port = intel_dig_port->port; |
373a3cf7 | 1144 | |
7d57382e | 1145 | drm_connector_init(dev, connector, &intel_hdmi_connector_funcs, |
8d91104a | 1146 | DRM_MODE_CONNECTOR_HDMIA); |
7d57382e EA |
1147 | drm_connector_helper_add(connector, &intel_hdmi_connector_helper_funcs); |
1148 | ||
c3febcc4 | 1149 | connector->interlace_allowed = 1; |
7d57382e | 1150 | connector->doublescan_allowed = 0; |
66a9278e | 1151 | |
08d644ad DV |
1152 | switch (port) { |
1153 | case PORT_B: | |
f899fc64 | 1154 | intel_hdmi->ddc_bus = GMBUS_PORT_DPB; |
1d843f9d | 1155 | intel_encoder->hpd_pin = HPD_PORT_B; |
08d644ad DV |
1156 | break; |
1157 | case PORT_C: | |
7ceae0a5 | 1158 | intel_hdmi->ddc_bus = GMBUS_PORT_DPC; |
1d843f9d | 1159 | intel_encoder->hpd_pin = HPD_PORT_C; |
08d644ad DV |
1160 | break; |
1161 | case PORT_D: | |
7ceae0a5 | 1162 | intel_hdmi->ddc_bus = GMBUS_PORT_DPD; |
1d843f9d | 1163 | intel_encoder->hpd_pin = HPD_PORT_D; |
08d644ad DV |
1164 | break; |
1165 | case PORT_A: | |
1d843f9d | 1166 | intel_encoder->hpd_pin = HPD_PORT_A; |
08d644ad DV |
1167 | /* Internal port only for eDP. */ |
1168 | default: | |
6e4c1677 | 1169 | BUG(); |
f8aed700 | 1170 | } |
7d57382e | 1171 | |
7637bfdb | 1172 | if (IS_VALLEYVIEW(dev)) { |
90b107c8 | 1173 | intel_hdmi->write_infoframe = vlv_write_infoframe; |
687f4d06 | 1174 | intel_hdmi->set_infoframes = vlv_set_infoframes; |
7637bfdb JB |
1175 | } else if (!HAS_PCH_SPLIT(dev)) { |
1176 | intel_hdmi->write_infoframe = g4x_write_infoframe; | |
1177 | intel_hdmi->set_infoframes = g4x_set_infoframes; | |
22b8bf17 | 1178 | } else if (HAS_DDI(dev)) { |
8c5f5f7c | 1179 | intel_hdmi->write_infoframe = hsw_write_infoframe; |
687f4d06 | 1180 | intel_hdmi->set_infoframes = hsw_set_infoframes; |
fdf1250a PZ |
1181 | } else if (HAS_PCH_IBX(dev)) { |
1182 | intel_hdmi->write_infoframe = ibx_write_infoframe; | |
687f4d06 | 1183 | intel_hdmi->set_infoframes = ibx_set_infoframes; |
fdf1250a PZ |
1184 | } else { |
1185 | intel_hdmi->write_infoframe = cpt_write_infoframe; | |
687f4d06 | 1186 | intel_hdmi->set_infoframes = cpt_set_infoframes; |
64a8fc01 | 1187 | } |
45187ace | 1188 | |
affa9354 | 1189 | if (HAS_DDI(dev)) |
bcbc889b PZ |
1190 | intel_connector->get_hw_state = intel_ddi_connector_get_hw_state; |
1191 | else | |
1192 | intel_connector->get_hw_state = intel_connector_get_hw_state; | |
b9cb234c PZ |
1193 | |
1194 | intel_hdmi_add_properties(intel_hdmi, connector); | |
1195 | ||
1196 | intel_connector_attach_encoder(intel_connector, intel_encoder); | |
1197 | drm_sysfs_connector_add(connector); | |
1198 | ||
1199 | /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written | |
1200 | * 0xd. Failure to do so will result in spurious interrupts being | |
1201 | * generated on the port when a cable is not attached. | |
1202 | */ | |
1203 | if (IS_G4X(dev) && !IS_GM45(dev)) { | |
1204 | u32 temp = I915_READ(PEG_BAND_GAP_DATA); | |
1205 | I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd); | |
1206 | } | |
1207 | } | |
1208 | ||
b242b7f7 | 1209 | void intel_hdmi_init(struct drm_device *dev, int hdmi_reg, enum port port) |
b9cb234c PZ |
1210 | { |
1211 | struct intel_digital_port *intel_dig_port; | |
1212 | struct intel_encoder *intel_encoder; | |
1213 | struct drm_encoder *encoder; | |
1214 | struct intel_connector *intel_connector; | |
1215 | ||
1216 | intel_dig_port = kzalloc(sizeof(struct intel_digital_port), GFP_KERNEL); | |
1217 | if (!intel_dig_port) | |
1218 | return; | |
1219 | ||
1220 | intel_connector = kzalloc(sizeof(struct intel_connector), GFP_KERNEL); | |
1221 | if (!intel_connector) { | |
1222 | kfree(intel_dig_port); | |
1223 | return; | |
1224 | } | |
1225 | ||
1226 | intel_encoder = &intel_dig_port->base; | |
1227 | encoder = &intel_encoder->base; | |
1228 | ||
1229 | drm_encoder_init(dev, &intel_encoder->base, &intel_hdmi_enc_funcs, | |
1230 | DRM_MODE_ENCODER_TMDS); | |
00c09d70 | 1231 | |
5bfe2ac0 | 1232 | intel_encoder->compute_config = intel_hdmi_compute_config; |
c59423a3 | 1233 | intel_encoder->mode_set = intel_hdmi_mode_set; |
00c09d70 PZ |
1234 | intel_encoder->enable = intel_enable_hdmi; |
1235 | intel_encoder->disable = intel_disable_hdmi; | |
1236 | intel_encoder->get_hw_state = intel_hdmi_get_hw_state; | |
045ac3b5 | 1237 | intel_encoder->get_config = intel_hdmi_get_config; |
89b667f8 JB |
1238 | if (IS_VALLEYVIEW(dev)) { |
1239 | intel_encoder->pre_enable = intel_hdmi_pre_enable; | |
1240 | intel_encoder->pre_pll_enable = intel_hdmi_pre_pll_enable; | |
1241 | intel_encoder->post_disable = intel_hdmi_post_disable; | |
1242 | } | |
5ab432ef | 1243 | |
b9cb234c PZ |
1244 | intel_encoder->type = INTEL_OUTPUT_HDMI; |
1245 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); | |
1246 | intel_encoder->cloneable = false; | |
7d57382e | 1247 | |
174edf1f | 1248 | intel_dig_port->port = port; |
b242b7f7 | 1249 | intel_dig_port->hdmi.hdmi_reg = hdmi_reg; |
b9cb234c | 1250 | intel_dig_port->dp.output_reg = 0; |
55b7d6e8 | 1251 | |
b9cb234c | 1252 | intel_hdmi_init_connector(intel_dig_port, intel_connector); |
7d57382e | 1253 | } |