Commit | Line | Data |
---|---|---|
7d57382e EA |
1 | /* |
2 | * Copyright 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright © 2006-2009 Intel Corporation | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
21 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
22 | * DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: | |
25 | * Eric Anholt <eric@anholt.net> | |
26 | * Jesse Barnes <jesse.barnes@intel.com> | |
27 | */ | |
28 | ||
29 | #include <linux/i2c.h> | |
5a0e3ad6 | 30 | #include <linux/slab.h> |
7d57382e | 31 | #include <linux/delay.h> |
178f736a | 32 | #include <linux/hdmi.h> |
760285e7 | 33 | #include <drm/drmP.h> |
c6f95f27 | 34 | #include <drm/drm_atomic_helper.h> |
760285e7 DH |
35 | #include <drm/drm_crtc.h> |
36 | #include <drm/drm_edid.h> | |
7d57382e | 37 | #include "intel_drv.h" |
760285e7 | 38 | #include <drm/i915_drm.h> |
7d57382e EA |
39 | #include "i915_drv.h" |
40 | ||
30add22d PZ |
41 | static struct drm_device *intel_hdmi_to_dev(struct intel_hdmi *intel_hdmi) |
42 | { | |
da63a9f2 | 43 | return hdmi_to_dig_port(intel_hdmi)->base.base.dev; |
30add22d PZ |
44 | } |
45 | ||
afba0188 DV |
46 | static void |
47 | assert_hdmi_port_disabled(struct intel_hdmi *intel_hdmi) | |
48 | { | |
30add22d | 49 | struct drm_device *dev = intel_hdmi_to_dev(intel_hdmi); |
afba0188 DV |
50 | struct drm_i915_private *dev_priv = dev->dev_private; |
51 | uint32_t enabled_bits; | |
52 | ||
affa9354 | 53 | enabled_bits = HAS_DDI(dev) ? DDI_BUF_CTL_ENABLE : SDVO_ENABLE; |
afba0188 | 54 | |
b242b7f7 | 55 | WARN(I915_READ(intel_hdmi->hdmi_reg) & enabled_bits, |
afba0188 DV |
56 | "HDMI port enabled, expecting disabled\n"); |
57 | } | |
58 | ||
f5bbfca3 | 59 | struct intel_hdmi *enc_to_intel_hdmi(struct drm_encoder *encoder) |
ea5b213a | 60 | { |
da63a9f2 PZ |
61 | struct intel_digital_port *intel_dig_port = |
62 | container_of(encoder, struct intel_digital_port, base.base); | |
63 | return &intel_dig_port->hdmi; | |
ea5b213a CW |
64 | } |
65 | ||
df0e9248 CW |
66 | static struct intel_hdmi *intel_attached_hdmi(struct drm_connector *connector) |
67 | { | |
da63a9f2 | 68 | return enc_to_intel_hdmi(&intel_attached_encoder(connector)->base); |
df0e9248 CW |
69 | } |
70 | ||
178f736a | 71 | static u32 g4x_infoframe_index(enum hdmi_infoframe_type type) |
3c17fe4b | 72 | { |
178f736a DL |
73 | switch (type) { |
74 | case HDMI_INFOFRAME_TYPE_AVI: | |
ed517fbb | 75 | return VIDEO_DIP_SELECT_AVI; |
178f736a | 76 | case HDMI_INFOFRAME_TYPE_SPD: |
ed517fbb | 77 | return VIDEO_DIP_SELECT_SPD; |
c8bb75af LD |
78 | case HDMI_INFOFRAME_TYPE_VENDOR: |
79 | return VIDEO_DIP_SELECT_VENDOR; | |
45187ace | 80 | default: |
178f736a | 81 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", type); |
ed517fbb | 82 | return 0; |
45187ace | 83 | } |
45187ace JB |
84 | } |
85 | ||
178f736a | 86 | static u32 g4x_infoframe_enable(enum hdmi_infoframe_type type) |
45187ace | 87 | { |
178f736a DL |
88 | switch (type) { |
89 | case HDMI_INFOFRAME_TYPE_AVI: | |
ed517fbb | 90 | return VIDEO_DIP_ENABLE_AVI; |
178f736a | 91 | case HDMI_INFOFRAME_TYPE_SPD: |
ed517fbb | 92 | return VIDEO_DIP_ENABLE_SPD; |
c8bb75af LD |
93 | case HDMI_INFOFRAME_TYPE_VENDOR: |
94 | return VIDEO_DIP_ENABLE_VENDOR; | |
fa193ff7 | 95 | default: |
178f736a | 96 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", type); |
ed517fbb | 97 | return 0; |
fa193ff7 | 98 | } |
fa193ff7 PZ |
99 | } |
100 | ||
178f736a | 101 | static u32 hsw_infoframe_enable(enum hdmi_infoframe_type type) |
2da8af54 | 102 | { |
178f736a DL |
103 | switch (type) { |
104 | case HDMI_INFOFRAME_TYPE_AVI: | |
2da8af54 | 105 | return VIDEO_DIP_ENABLE_AVI_HSW; |
178f736a | 106 | case HDMI_INFOFRAME_TYPE_SPD: |
2da8af54 | 107 | return VIDEO_DIP_ENABLE_SPD_HSW; |
c8bb75af LD |
108 | case HDMI_INFOFRAME_TYPE_VENDOR: |
109 | return VIDEO_DIP_ENABLE_VS_HSW; | |
2da8af54 | 110 | default: |
178f736a | 111 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", type); |
2da8af54 PZ |
112 | return 0; |
113 | } | |
114 | } | |
115 | ||
178f736a | 116 | static u32 hsw_infoframe_data_reg(enum hdmi_infoframe_type type, |
a57c774a AK |
117 | enum transcoder cpu_transcoder, |
118 | struct drm_i915_private *dev_priv) | |
2da8af54 | 119 | { |
178f736a DL |
120 | switch (type) { |
121 | case HDMI_INFOFRAME_TYPE_AVI: | |
7d9bcebe | 122 | return HSW_TVIDEO_DIP_AVI_DATA(cpu_transcoder); |
178f736a | 123 | case HDMI_INFOFRAME_TYPE_SPD: |
7d9bcebe | 124 | return HSW_TVIDEO_DIP_SPD_DATA(cpu_transcoder); |
c8bb75af LD |
125 | case HDMI_INFOFRAME_TYPE_VENDOR: |
126 | return HSW_TVIDEO_DIP_VS_DATA(cpu_transcoder); | |
2da8af54 | 127 | default: |
178f736a | 128 | DRM_DEBUG_DRIVER("unknown info frame type %d\n", type); |
2da8af54 PZ |
129 | return 0; |
130 | } | |
131 | } | |
132 | ||
a3da1df7 | 133 | static void g4x_write_infoframe(struct drm_encoder *encoder, |
178f736a | 134 | enum hdmi_infoframe_type type, |
fff63867 | 135 | const void *frame, ssize_t len) |
45187ace | 136 | { |
fff63867 | 137 | const uint32_t *data = frame; |
3c17fe4b DH |
138 | struct drm_device *dev = encoder->dev; |
139 | struct drm_i915_private *dev_priv = dev->dev_private; | |
22509ec8 | 140 | u32 val = I915_READ(VIDEO_DIP_CTL); |
178f736a | 141 | int i; |
3c17fe4b | 142 | |
822974ae PZ |
143 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
144 | ||
1d4f85ac | 145 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
178f736a | 146 | val |= g4x_infoframe_index(type); |
22509ec8 | 147 | |
178f736a | 148 | val &= ~g4x_infoframe_enable(type); |
45187ace | 149 | |
22509ec8 | 150 | I915_WRITE(VIDEO_DIP_CTL, val); |
3c17fe4b | 151 | |
9d9740f0 | 152 | mmiowb(); |
45187ace | 153 | for (i = 0; i < len; i += 4) { |
3c17fe4b DH |
154 | I915_WRITE(VIDEO_DIP_DATA, *data); |
155 | data++; | |
156 | } | |
adf00b26 PZ |
157 | /* Write every possible data byte to force correct ECC calculation. */ |
158 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
159 | I915_WRITE(VIDEO_DIP_DATA, 0); | |
9d9740f0 | 160 | mmiowb(); |
3c17fe4b | 161 | |
178f736a | 162 | val |= g4x_infoframe_enable(type); |
60c5ea2d | 163 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 164 | val |= VIDEO_DIP_FREQ_VSYNC; |
45187ace | 165 | |
22509ec8 | 166 | I915_WRITE(VIDEO_DIP_CTL, val); |
9d9740f0 | 167 | POSTING_READ(VIDEO_DIP_CTL); |
3c17fe4b DH |
168 | } |
169 | ||
e43823ec JB |
170 | static bool g4x_infoframe_enabled(struct drm_encoder *encoder) |
171 | { | |
172 | struct drm_device *dev = encoder->dev; | |
173 | struct drm_i915_private *dev_priv = dev->dev_private; | |
89a35ecd | 174 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
e43823ec JB |
175 | u32 val = I915_READ(VIDEO_DIP_CTL); |
176 | ||
89a35ecd JB |
177 | if (VIDEO_DIP_PORT(intel_dig_port->port) == (val & VIDEO_DIP_PORT_MASK)) |
178 | return val & VIDEO_DIP_ENABLE; | |
179 | ||
180 | return false; | |
e43823ec JB |
181 | } |
182 | ||
fdf1250a | 183 | static void ibx_write_infoframe(struct drm_encoder *encoder, |
178f736a | 184 | enum hdmi_infoframe_type type, |
fff63867 | 185 | const void *frame, ssize_t len) |
fdf1250a | 186 | { |
fff63867 | 187 | const uint32_t *data = frame; |
fdf1250a PZ |
188 | struct drm_device *dev = encoder->dev; |
189 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 190 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
178f736a | 191 | int i, reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
fdf1250a PZ |
192 | u32 val = I915_READ(reg); |
193 | ||
822974ae PZ |
194 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
195 | ||
fdf1250a | 196 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
178f736a | 197 | val |= g4x_infoframe_index(type); |
fdf1250a | 198 | |
178f736a | 199 | val &= ~g4x_infoframe_enable(type); |
fdf1250a PZ |
200 | |
201 | I915_WRITE(reg, val); | |
202 | ||
9d9740f0 | 203 | mmiowb(); |
fdf1250a PZ |
204 | for (i = 0; i < len; i += 4) { |
205 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data); | |
206 | data++; | |
207 | } | |
adf00b26 PZ |
208 | /* Write every possible data byte to force correct ECC calculation. */ |
209 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
210 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), 0); | |
9d9740f0 | 211 | mmiowb(); |
fdf1250a | 212 | |
178f736a | 213 | val |= g4x_infoframe_enable(type); |
fdf1250a | 214 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 215 | val |= VIDEO_DIP_FREQ_VSYNC; |
fdf1250a PZ |
216 | |
217 | I915_WRITE(reg, val); | |
9d9740f0 | 218 | POSTING_READ(reg); |
fdf1250a PZ |
219 | } |
220 | ||
e43823ec JB |
221 | static bool ibx_infoframe_enabled(struct drm_encoder *encoder) |
222 | { | |
223 | struct drm_device *dev = encoder->dev; | |
224 | struct drm_i915_private *dev_priv = dev->dev_private; | |
225 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
052f62f7 | 226 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
e43823ec JB |
227 | int reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
228 | u32 val = I915_READ(reg); | |
229 | ||
052f62f7 JN |
230 | if (VIDEO_DIP_PORT(intel_dig_port->port) == (val & VIDEO_DIP_PORT_MASK)) |
231 | return val & VIDEO_DIP_ENABLE; | |
232 | ||
233 | return false; | |
e43823ec JB |
234 | } |
235 | ||
fdf1250a | 236 | static void cpt_write_infoframe(struct drm_encoder *encoder, |
178f736a | 237 | enum hdmi_infoframe_type type, |
fff63867 | 238 | const void *frame, ssize_t len) |
b055c8f3 | 239 | { |
fff63867 | 240 | const uint32_t *data = frame; |
b055c8f3 JB |
241 | struct drm_device *dev = encoder->dev; |
242 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 243 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
178f736a | 244 | int i, reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
22509ec8 | 245 | u32 val = I915_READ(reg); |
b055c8f3 | 246 | |
822974ae PZ |
247 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
248 | ||
64a8fc01 | 249 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
178f736a | 250 | val |= g4x_infoframe_index(type); |
45187ace | 251 | |
ecb97851 PZ |
252 | /* The DIP control register spec says that we need to update the AVI |
253 | * infoframe without clearing its enable bit */ | |
178f736a DL |
254 | if (type != HDMI_INFOFRAME_TYPE_AVI) |
255 | val &= ~g4x_infoframe_enable(type); | |
ecb97851 | 256 | |
22509ec8 | 257 | I915_WRITE(reg, val); |
45187ace | 258 | |
9d9740f0 | 259 | mmiowb(); |
45187ace | 260 | for (i = 0; i < len; i += 4) { |
b055c8f3 JB |
261 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), *data); |
262 | data++; | |
263 | } | |
adf00b26 PZ |
264 | /* Write every possible data byte to force correct ECC calculation. */ |
265 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
266 | I915_WRITE(TVIDEO_DIP_DATA(intel_crtc->pipe), 0); | |
9d9740f0 | 267 | mmiowb(); |
b055c8f3 | 268 | |
178f736a | 269 | val |= g4x_infoframe_enable(type); |
60c5ea2d | 270 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 271 | val |= VIDEO_DIP_FREQ_VSYNC; |
45187ace | 272 | |
22509ec8 | 273 | I915_WRITE(reg, val); |
9d9740f0 | 274 | POSTING_READ(reg); |
45187ace | 275 | } |
90b107c8 | 276 | |
e43823ec JB |
277 | static bool cpt_infoframe_enabled(struct drm_encoder *encoder) |
278 | { | |
279 | struct drm_device *dev = encoder->dev; | |
280 | struct drm_i915_private *dev_priv = dev->dev_private; | |
281 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
282 | int reg = TVIDEO_DIP_CTL(intel_crtc->pipe); | |
283 | u32 val = I915_READ(reg); | |
284 | ||
285 | return val & VIDEO_DIP_ENABLE; | |
286 | } | |
287 | ||
90b107c8 | 288 | static void vlv_write_infoframe(struct drm_encoder *encoder, |
178f736a | 289 | enum hdmi_infoframe_type type, |
fff63867 | 290 | const void *frame, ssize_t len) |
90b107c8 | 291 | { |
fff63867 | 292 | const uint32_t *data = frame; |
90b107c8 SK |
293 | struct drm_device *dev = encoder->dev; |
294 | struct drm_i915_private *dev_priv = dev->dev_private; | |
ed517fbb | 295 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
178f736a | 296 | int i, reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); |
22509ec8 | 297 | u32 val = I915_READ(reg); |
90b107c8 | 298 | |
822974ae PZ |
299 | WARN(!(val & VIDEO_DIP_ENABLE), "Writing DIP with CTL reg disabled\n"); |
300 | ||
90b107c8 | 301 | val &= ~(VIDEO_DIP_SELECT_MASK | 0xf); /* clear DIP data offset */ |
178f736a | 302 | val |= g4x_infoframe_index(type); |
22509ec8 | 303 | |
178f736a | 304 | val &= ~g4x_infoframe_enable(type); |
90b107c8 | 305 | |
22509ec8 | 306 | I915_WRITE(reg, val); |
90b107c8 | 307 | |
9d9740f0 | 308 | mmiowb(); |
90b107c8 SK |
309 | for (i = 0; i < len; i += 4) { |
310 | I915_WRITE(VLV_TVIDEO_DIP_DATA(intel_crtc->pipe), *data); | |
311 | data++; | |
312 | } | |
adf00b26 PZ |
313 | /* Write every possible data byte to force correct ECC calculation. */ |
314 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
315 | I915_WRITE(VLV_TVIDEO_DIP_DATA(intel_crtc->pipe), 0); | |
9d9740f0 | 316 | mmiowb(); |
90b107c8 | 317 | |
178f736a | 318 | val |= g4x_infoframe_enable(type); |
60c5ea2d | 319 | val &= ~VIDEO_DIP_FREQ_MASK; |
4b24c933 | 320 | val |= VIDEO_DIP_FREQ_VSYNC; |
90b107c8 | 321 | |
22509ec8 | 322 | I915_WRITE(reg, val); |
9d9740f0 | 323 | POSTING_READ(reg); |
90b107c8 SK |
324 | } |
325 | ||
e43823ec JB |
326 | static bool vlv_infoframe_enabled(struct drm_encoder *encoder) |
327 | { | |
328 | struct drm_device *dev = encoder->dev; | |
329 | struct drm_i915_private *dev_priv = dev->dev_private; | |
330 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
535afa2e | 331 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
e43823ec JB |
332 | int reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); |
333 | u32 val = I915_READ(reg); | |
334 | ||
eeea3e67 | 335 | if (VIDEO_DIP_PORT(intel_dig_port->port) == (val & VIDEO_DIP_PORT_MASK)) |
535afa2e JB |
336 | return val & VIDEO_DIP_ENABLE; |
337 | ||
338 | return false; | |
e43823ec JB |
339 | } |
340 | ||
8c5f5f7c | 341 | static void hsw_write_infoframe(struct drm_encoder *encoder, |
178f736a | 342 | enum hdmi_infoframe_type type, |
fff63867 | 343 | const void *frame, ssize_t len) |
8c5f5f7c | 344 | { |
fff63867 | 345 | const uint32_t *data = frame; |
2da8af54 PZ |
346 | struct drm_device *dev = encoder->dev; |
347 | struct drm_i915_private *dev_priv = dev->dev_private; | |
348 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
6e3c9717 | 349 | u32 ctl_reg = HSW_TVIDEO_DIP_CTL(intel_crtc->config->cpu_transcoder); |
178f736a DL |
350 | u32 data_reg; |
351 | int i; | |
2da8af54 | 352 | u32 val = I915_READ(ctl_reg); |
8c5f5f7c | 353 | |
178f736a | 354 | data_reg = hsw_infoframe_data_reg(type, |
6e3c9717 | 355 | intel_crtc->config->cpu_transcoder, |
a57c774a | 356 | dev_priv); |
2da8af54 PZ |
357 | if (data_reg == 0) |
358 | return; | |
359 | ||
178f736a | 360 | val &= ~hsw_infoframe_enable(type); |
2da8af54 PZ |
361 | I915_WRITE(ctl_reg, val); |
362 | ||
9d9740f0 | 363 | mmiowb(); |
2da8af54 PZ |
364 | for (i = 0; i < len; i += 4) { |
365 | I915_WRITE(data_reg + i, *data); | |
366 | data++; | |
367 | } | |
adf00b26 PZ |
368 | /* Write every possible data byte to force correct ECC calculation. */ |
369 | for (; i < VIDEO_DIP_DATA_SIZE; i += 4) | |
370 | I915_WRITE(data_reg + i, 0); | |
9d9740f0 | 371 | mmiowb(); |
8c5f5f7c | 372 | |
178f736a | 373 | val |= hsw_infoframe_enable(type); |
2da8af54 | 374 | I915_WRITE(ctl_reg, val); |
9d9740f0 | 375 | POSTING_READ(ctl_reg); |
8c5f5f7c ED |
376 | } |
377 | ||
e43823ec JB |
378 | static bool hsw_infoframe_enabled(struct drm_encoder *encoder) |
379 | { | |
380 | struct drm_device *dev = encoder->dev; | |
381 | struct drm_i915_private *dev_priv = dev->dev_private; | |
382 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
6e3c9717 | 383 | u32 ctl_reg = HSW_TVIDEO_DIP_CTL(intel_crtc->config->cpu_transcoder); |
e43823ec JB |
384 | u32 val = I915_READ(ctl_reg); |
385 | ||
386 | return val & (VIDEO_DIP_ENABLE_AVI_HSW | VIDEO_DIP_ENABLE_SPD_HSW | | |
387 | VIDEO_DIP_ENABLE_VS_HSW); | |
388 | } | |
389 | ||
5adaea79 DL |
390 | /* |
391 | * The data we write to the DIP data buffer registers is 1 byte bigger than the | |
392 | * HDMI infoframe size because of an ECC/reserved byte at position 3 (starting | |
393 | * at 0). It's also a byte used by DisplayPort so the same DIP registers can be | |
394 | * used for both technologies. | |
395 | * | |
396 | * DW0: Reserved/ECC/DP | HB2 | HB1 | HB0 | |
397 | * DW1: DB3 | DB2 | DB1 | DB0 | |
398 | * DW2: DB7 | DB6 | DB5 | DB4 | |
399 | * DW3: ... | |
400 | * | |
401 | * (HB is Header Byte, DB is Data Byte) | |
402 | * | |
403 | * The hdmi pack() functions don't know about that hardware specific hole so we | |
404 | * trick them by giving an offset into the buffer and moving back the header | |
405 | * bytes by one. | |
406 | */ | |
9198ee5b DL |
407 | static void intel_write_infoframe(struct drm_encoder *encoder, |
408 | union hdmi_infoframe *frame) | |
45187ace JB |
409 | { |
410 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
5adaea79 DL |
411 | uint8_t buffer[VIDEO_DIP_DATA_SIZE]; |
412 | ssize_t len; | |
45187ace | 413 | |
5adaea79 DL |
414 | /* see comment above for the reason for this offset */ |
415 | len = hdmi_infoframe_pack(frame, buffer + 1, sizeof(buffer) - 1); | |
416 | if (len < 0) | |
417 | return; | |
418 | ||
419 | /* Insert the 'hole' (see big comment above) at position 3 */ | |
420 | buffer[0] = buffer[1]; | |
421 | buffer[1] = buffer[2]; | |
422 | buffer[2] = buffer[3]; | |
423 | buffer[3] = 0; | |
424 | len++; | |
45187ace | 425 | |
5adaea79 | 426 | intel_hdmi->write_infoframe(encoder, frame->any.type, buffer, len); |
45187ace JB |
427 | } |
428 | ||
687f4d06 | 429 | static void intel_hdmi_set_avi_infoframe(struct drm_encoder *encoder, |
c846b619 | 430 | struct drm_display_mode *adjusted_mode) |
45187ace | 431 | { |
abedc077 | 432 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); |
50f3b016 | 433 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
5adaea79 DL |
434 | union hdmi_infoframe frame; |
435 | int ret; | |
45187ace | 436 | |
94a11ddc VK |
437 | /* Set user selected PAR to incoming mode's member */ |
438 | adjusted_mode->picture_aspect_ratio = intel_hdmi->aspect_ratio; | |
439 | ||
5adaea79 DL |
440 | ret = drm_hdmi_avi_infoframe_from_display_mode(&frame.avi, |
441 | adjusted_mode); | |
442 | if (ret < 0) { | |
443 | DRM_ERROR("couldn't fill AVI infoframe\n"); | |
444 | return; | |
445 | } | |
c846b619 | 446 | |
abedc077 | 447 | if (intel_hdmi->rgb_quant_range_selectable) { |
6e3c9717 | 448 | if (intel_crtc->config->limited_color_range) |
5adaea79 DL |
449 | frame.avi.quantization_range = |
450 | HDMI_QUANTIZATION_RANGE_LIMITED; | |
abedc077 | 451 | else |
5adaea79 DL |
452 | frame.avi.quantization_range = |
453 | HDMI_QUANTIZATION_RANGE_FULL; | |
abedc077 VS |
454 | } |
455 | ||
9198ee5b | 456 | intel_write_infoframe(encoder, &frame); |
b055c8f3 JB |
457 | } |
458 | ||
687f4d06 | 459 | static void intel_hdmi_set_spd_infoframe(struct drm_encoder *encoder) |
c0864cb3 | 460 | { |
5adaea79 DL |
461 | union hdmi_infoframe frame; |
462 | int ret; | |
463 | ||
464 | ret = hdmi_spd_infoframe_init(&frame.spd, "Intel", "Integrated gfx"); | |
465 | if (ret < 0) { | |
466 | DRM_ERROR("couldn't fill SPD infoframe\n"); | |
467 | return; | |
468 | } | |
c0864cb3 | 469 | |
5adaea79 | 470 | frame.spd.sdi = HDMI_SPD_SDI_PC; |
c0864cb3 | 471 | |
9198ee5b | 472 | intel_write_infoframe(encoder, &frame); |
c0864cb3 JB |
473 | } |
474 | ||
c8bb75af LD |
475 | static void |
476 | intel_hdmi_set_hdmi_infoframe(struct drm_encoder *encoder, | |
477 | struct drm_display_mode *adjusted_mode) | |
478 | { | |
479 | union hdmi_infoframe frame; | |
480 | int ret; | |
481 | ||
482 | ret = drm_hdmi_vendor_infoframe_from_display_mode(&frame.vendor.hdmi, | |
483 | adjusted_mode); | |
484 | if (ret < 0) | |
485 | return; | |
486 | ||
487 | intel_write_infoframe(encoder, &frame); | |
488 | } | |
489 | ||
687f4d06 | 490 | static void g4x_set_infoframes(struct drm_encoder *encoder, |
6897b4b5 | 491 | bool enable, |
687f4d06 PZ |
492 | struct drm_display_mode *adjusted_mode) |
493 | { | |
0c14c7f9 | 494 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
69fde0a6 VS |
495 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
496 | struct intel_hdmi *intel_hdmi = &intel_dig_port->hdmi; | |
0c14c7f9 PZ |
497 | u32 reg = VIDEO_DIP_CTL; |
498 | u32 val = I915_READ(reg); | |
822cdc52 | 499 | u32 port = VIDEO_DIP_PORT(intel_dig_port->port); |
0c14c7f9 | 500 | |
afba0188 DV |
501 | assert_hdmi_port_disabled(intel_hdmi); |
502 | ||
0c14c7f9 PZ |
503 | /* If the registers were not initialized yet, they might be zeroes, |
504 | * which means we're selecting the AVI DIP and we're setting its | |
505 | * frequency to once. This seems to really confuse the HW and make | |
506 | * things stop working (the register spec says the AVI always needs to | |
507 | * be sent every VSync). So here we avoid writing to the register more | |
508 | * than we need and also explicitly select the AVI DIP and explicitly | |
509 | * set its frequency to every VSync. Avoiding to write it twice seems to | |
510 | * be enough to solve the problem, but being defensive shouldn't hurt us | |
511 | * either. */ | |
512 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
513 | ||
6897b4b5 | 514 | if (!enable) { |
0c14c7f9 PZ |
515 | if (!(val & VIDEO_DIP_ENABLE)) |
516 | return; | |
0be6f0c8 VS |
517 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
518 | DRM_DEBUG_KMS("video DIP still enabled on port %c\n", | |
519 | (val & VIDEO_DIP_PORT_MASK) >> 29); | |
520 | return; | |
521 | } | |
522 | val &= ~(VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI | | |
523 | VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_SPD); | |
0c14c7f9 | 524 | I915_WRITE(reg, val); |
9d9740f0 | 525 | POSTING_READ(reg); |
0c14c7f9 PZ |
526 | return; |
527 | } | |
528 | ||
72b78c9d PZ |
529 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
530 | if (val & VIDEO_DIP_ENABLE) { | |
0be6f0c8 VS |
531 | DRM_DEBUG_KMS("video DIP already enabled on port %c\n", |
532 | (val & VIDEO_DIP_PORT_MASK) >> 29); | |
533 | return; | |
72b78c9d PZ |
534 | } |
535 | val &= ~VIDEO_DIP_PORT_MASK; | |
536 | val |= port; | |
537 | } | |
538 | ||
822974ae | 539 | val |= VIDEO_DIP_ENABLE; |
0be6f0c8 VS |
540 | val &= ~(VIDEO_DIP_ENABLE_AVI | |
541 | VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_SPD); | |
822974ae | 542 | |
f278d972 | 543 | I915_WRITE(reg, val); |
9d9740f0 | 544 | POSTING_READ(reg); |
f278d972 | 545 | |
687f4d06 PZ |
546 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
547 | intel_hdmi_set_spd_infoframe(encoder); | |
c8bb75af | 548 | intel_hdmi_set_hdmi_infoframe(encoder, adjusted_mode); |
687f4d06 PZ |
549 | } |
550 | ||
6d67415f VS |
551 | static bool hdmi_sink_is_deep_color(struct drm_encoder *encoder) |
552 | { | |
553 | struct drm_device *dev = encoder->dev; | |
554 | struct drm_connector *connector; | |
555 | ||
556 | WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex)); | |
557 | ||
558 | /* | |
559 | * HDMI cloning is only supported on g4x which doesn't | |
560 | * support deep color or GCP infoframes anyway so no | |
561 | * need to worry about multiple HDMI sinks here. | |
562 | */ | |
563 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) | |
564 | if (connector->encoder == encoder) | |
565 | return connector->display_info.bpc > 8; | |
566 | ||
567 | return false; | |
568 | } | |
569 | ||
12aa3290 VS |
570 | /* |
571 | * Determine if default_phase=1 can be indicated in the GCP infoframe. | |
572 | * | |
573 | * From HDMI specification 1.4a: | |
574 | * - The first pixel of each Video Data Period shall always have a pixel packing phase of 0 | |
575 | * - The first pixel following each Video Data Period shall have a pixel packing phase of 0 | |
576 | * - The PP bits shall be constant for all GCPs and will be equal to the last packing phase | |
577 | * - The first pixel following every transition of HSYNC or VSYNC shall have a pixel packing | |
578 | * phase of 0 | |
579 | */ | |
580 | static bool gcp_default_phase_possible(int pipe_bpp, | |
581 | const struct drm_display_mode *mode) | |
582 | { | |
583 | unsigned int pixels_per_group; | |
584 | ||
585 | switch (pipe_bpp) { | |
586 | case 30: | |
587 | /* 4 pixels in 5 clocks */ | |
588 | pixels_per_group = 4; | |
589 | break; | |
590 | case 36: | |
591 | /* 2 pixels in 3 clocks */ | |
592 | pixels_per_group = 2; | |
593 | break; | |
594 | case 48: | |
595 | /* 1 pixel in 2 clocks */ | |
596 | pixels_per_group = 1; | |
597 | break; | |
598 | default: | |
599 | /* phase information not relevant for 8bpc */ | |
600 | return false; | |
601 | } | |
602 | ||
603 | return mode->crtc_hdisplay % pixels_per_group == 0 && | |
604 | mode->crtc_htotal % pixels_per_group == 0 && | |
605 | mode->crtc_hblank_start % pixels_per_group == 0 && | |
606 | mode->crtc_hblank_end % pixels_per_group == 0 && | |
607 | mode->crtc_hsync_start % pixels_per_group == 0 && | |
608 | mode->crtc_hsync_end % pixels_per_group == 0 && | |
609 | ((mode->flags & DRM_MODE_FLAG_INTERLACE) == 0 || | |
610 | mode->crtc_htotal/2 % pixels_per_group == 0); | |
611 | } | |
612 | ||
6d67415f VS |
613 | static bool intel_hdmi_set_gcp_infoframe(struct drm_encoder *encoder) |
614 | { | |
615 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; | |
616 | struct intel_crtc *crtc = to_intel_crtc(encoder->crtc); | |
617 | u32 reg, val = 0; | |
618 | ||
619 | if (HAS_DDI(dev_priv)) | |
620 | reg = HSW_TVIDEO_DIP_GCP(crtc->config->cpu_transcoder); | |
621 | else if (IS_VALLEYVIEW(dev_priv)) | |
622 | reg = VLV_TVIDEO_DIP_GCP(crtc->pipe); | |
623 | else if (HAS_PCH_SPLIT(dev_priv->dev)) | |
624 | reg = TVIDEO_DIP_GCP(crtc->pipe); | |
625 | else | |
626 | return false; | |
627 | ||
628 | /* Indicate color depth whenever the sink supports deep color */ | |
629 | if (hdmi_sink_is_deep_color(encoder)) | |
630 | val |= GCP_COLOR_INDICATION; | |
631 | ||
12aa3290 VS |
632 | /* Enable default_phase whenever the display mode is suitably aligned */ |
633 | if (gcp_default_phase_possible(crtc->config->pipe_bpp, | |
634 | &crtc->config->base.adjusted_mode)) | |
635 | val |= GCP_DEFAULT_PHASE_ENABLE; | |
636 | ||
6d67415f VS |
637 | I915_WRITE(reg, val); |
638 | ||
639 | return val != 0; | |
640 | } | |
641 | ||
687f4d06 | 642 | static void ibx_set_infoframes(struct drm_encoder *encoder, |
6897b4b5 | 643 | bool enable, |
687f4d06 PZ |
644 | struct drm_display_mode *adjusted_mode) |
645 | { | |
0c14c7f9 PZ |
646 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
647 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
69fde0a6 VS |
648 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
649 | struct intel_hdmi *intel_hdmi = &intel_dig_port->hdmi; | |
0c14c7f9 PZ |
650 | u32 reg = TVIDEO_DIP_CTL(intel_crtc->pipe); |
651 | u32 val = I915_READ(reg); | |
822cdc52 | 652 | u32 port = VIDEO_DIP_PORT(intel_dig_port->port); |
0c14c7f9 | 653 | |
afba0188 DV |
654 | assert_hdmi_port_disabled(intel_hdmi); |
655 | ||
0c14c7f9 PZ |
656 | /* See the big comment in g4x_set_infoframes() */ |
657 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
658 | ||
6897b4b5 | 659 | if (!enable) { |
0c14c7f9 PZ |
660 | if (!(val & VIDEO_DIP_ENABLE)) |
661 | return; | |
0be6f0c8 VS |
662 | val &= ~(VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI | |
663 | VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | | |
664 | VIDEO_DIP_ENABLE_SPD | VIDEO_DIP_ENABLE_GCP); | |
0c14c7f9 | 665 | I915_WRITE(reg, val); |
9d9740f0 | 666 | POSTING_READ(reg); |
0c14c7f9 PZ |
667 | return; |
668 | } | |
669 | ||
72b78c9d | 670 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
0be6f0c8 VS |
671 | WARN(val & VIDEO_DIP_ENABLE, |
672 | "DIP already enabled on port %c\n", | |
673 | (val & VIDEO_DIP_PORT_MASK) >> 29); | |
72b78c9d PZ |
674 | val &= ~VIDEO_DIP_PORT_MASK; |
675 | val |= port; | |
676 | } | |
677 | ||
822974ae | 678 | val |= VIDEO_DIP_ENABLE; |
0be6f0c8 VS |
679 | val &= ~(VIDEO_DIP_ENABLE_AVI | |
680 | VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | | |
681 | VIDEO_DIP_ENABLE_SPD | VIDEO_DIP_ENABLE_GCP); | |
822974ae | 682 | |
6d67415f VS |
683 | if (intel_hdmi_set_gcp_infoframe(encoder)) |
684 | val |= VIDEO_DIP_ENABLE_GCP; | |
685 | ||
f278d972 | 686 | I915_WRITE(reg, val); |
9d9740f0 | 687 | POSTING_READ(reg); |
f278d972 | 688 | |
687f4d06 PZ |
689 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
690 | intel_hdmi_set_spd_infoframe(encoder); | |
c8bb75af | 691 | intel_hdmi_set_hdmi_infoframe(encoder, adjusted_mode); |
687f4d06 PZ |
692 | } |
693 | ||
694 | static void cpt_set_infoframes(struct drm_encoder *encoder, | |
6897b4b5 | 695 | bool enable, |
687f4d06 PZ |
696 | struct drm_display_mode *adjusted_mode) |
697 | { | |
0c14c7f9 PZ |
698 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
699 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
700 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
701 | u32 reg = TVIDEO_DIP_CTL(intel_crtc->pipe); | |
702 | u32 val = I915_READ(reg); | |
703 | ||
afba0188 DV |
704 | assert_hdmi_port_disabled(intel_hdmi); |
705 | ||
0c14c7f9 PZ |
706 | /* See the big comment in g4x_set_infoframes() */ |
707 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
708 | ||
6897b4b5 | 709 | if (!enable) { |
0c14c7f9 PZ |
710 | if (!(val & VIDEO_DIP_ENABLE)) |
711 | return; | |
0be6f0c8 VS |
712 | val &= ~(VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI | |
713 | VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | | |
714 | VIDEO_DIP_ENABLE_SPD | VIDEO_DIP_ENABLE_GCP); | |
0c14c7f9 | 715 | I915_WRITE(reg, val); |
9d9740f0 | 716 | POSTING_READ(reg); |
0c14c7f9 PZ |
717 | return; |
718 | } | |
719 | ||
822974ae PZ |
720 | /* Set both together, unset both together: see the spec. */ |
721 | val |= VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI; | |
0dd87d20 | 722 | val &= ~(VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | |
0be6f0c8 | 723 | VIDEO_DIP_ENABLE_SPD | VIDEO_DIP_ENABLE_GCP); |
822974ae | 724 | |
6d67415f VS |
725 | if (intel_hdmi_set_gcp_infoframe(encoder)) |
726 | val |= VIDEO_DIP_ENABLE_GCP; | |
727 | ||
822974ae | 728 | I915_WRITE(reg, val); |
9d9740f0 | 729 | POSTING_READ(reg); |
822974ae | 730 | |
687f4d06 PZ |
731 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
732 | intel_hdmi_set_spd_infoframe(encoder); | |
c8bb75af | 733 | intel_hdmi_set_hdmi_infoframe(encoder, adjusted_mode); |
687f4d06 PZ |
734 | } |
735 | ||
736 | static void vlv_set_infoframes(struct drm_encoder *encoder, | |
6897b4b5 | 737 | bool enable, |
687f4d06 PZ |
738 | struct drm_display_mode *adjusted_mode) |
739 | { | |
0c14c7f9 | 740 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
6a2b8021 | 741 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); |
0c14c7f9 PZ |
742 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); |
743 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
744 | u32 reg = VLV_TVIDEO_DIP_CTL(intel_crtc->pipe); | |
745 | u32 val = I915_READ(reg); | |
6a2b8021 | 746 | u32 port = VIDEO_DIP_PORT(intel_dig_port->port); |
0c14c7f9 | 747 | |
afba0188 DV |
748 | assert_hdmi_port_disabled(intel_hdmi); |
749 | ||
0c14c7f9 PZ |
750 | /* See the big comment in g4x_set_infoframes() */ |
751 | val |= VIDEO_DIP_SELECT_AVI | VIDEO_DIP_FREQ_VSYNC; | |
752 | ||
6897b4b5 | 753 | if (!enable) { |
0c14c7f9 PZ |
754 | if (!(val & VIDEO_DIP_ENABLE)) |
755 | return; | |
0be6f0c8 VS |
756 | val &= ~(VIDEO_DIP_ENABLE | VIDEO_DIP_ENABLE_AVI | |
757 | VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | | |
758 | VIDEO_DIP_ENABLE_SPD | VIDEO_DIP_ENABLE_GCP); | |
0c14c7f9 | 759 | I915_WRITE(reg, val); |
9d9740f0 | 760 | POSTING_READ(reg); |
0c14c7f9 PZ |
761 | return; |
762 | } | |
763 | ||
6a2b8021 | 764 | if (port != (val & VIDEO_DIP_PORT_MASK)) { |
0be6f0c8 VS |
765 | WARN(val & VIDEO_DIP_ENABLE, |
766 | "DIP already enabled on port %c\n", | |
767 | (val & VIDEO_DIP_PORT_MASK) >> 29); | |
6a2b8021 JB |
768 | val &= ~VIDEO_DIP_PORT_MASK; |
769 | val |= port; | |
770 | } | |
771 | ||
822974ae | 772 | val |= VIDEO_DIP_ENABLE; |
0be6f0c8 VS |
773 | val &= ~(VIDEO_DIP_ENABLE_AVI | |
774 | VIDEO_DIP_ENABLE_VENDOR | VIDEO_DIP_ENABLE_GAMUT | | |
775 | VIDEO_DIP_ENABLE_SPD | VIDEO_DIP_ENABLE_GCP); | |
822974ae | 776 | |
6d67415f VS |
777 | if (intel_hdmi_set_gcp_infoframe(encoder)) |
778 | val |= VIDEO_DIP_ENABLE_GCP; | |
779 | ||
822974ae | 780 | I915_WRITE(reg, val); |
9d9740f0 | 781 | POSTING_READ(reg); |
822974ae | 782 | |
687f4d06 PZ |
783 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
784 | intel_hdmi_set_spd_infoframe(encoder); | |
c8bb75af | 785 | intel_hdmi_set_hdmi_infoframe(encoder, adjusted_mode); |
687f4d06 PZ |
786 | } |
787 | ||
788 | static void hsw_set_infoframes(struct drm_encoder *encoder, | |
6897b4b5 | 789 | bool enable, |
687f4d06 PZ |
790 | struct drm_display_mode *adjusted_mode) |
791 | { | |
0c14c7f9 PZ |
792 | struct drm_i915_private *dev_priv = encoder->dev->dev_private; |
793 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->crtc); | |
794 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(encoder); | |
6e3c9717 | 795 | u32 reg = HSW_TVIDEO_DIP_CTL(intel_crtc->config->cpu_transcoder); |
0dd87d20 | 796 | u32 val = I915_READ(reg); |
0c14c7f9 | 797 | |
afba0188 DV |
798 | assert_hdmi_port_disabled(intel_hdmi); |
799 | ||
0be6f0c8 VS |
800 | val &= ~(VIDEO_DIP_ENABLE_VSC_HSW | VIDEO_DIP_ENABLE_AVI_HSW | |
801 | VIDEO_DIP_ENABLE_GCP_HSW | VIDEO_DIP_ENABLE_VS_HSW | | |
802 | VIDEO_DIP_ENABLE_GMP_HSW | VIDEO_DIP_ENABLE_SPD_HSW); | |
803 | ||
6897b4b5 | 804 | if (!enable) { |
0be6f0c8 | 805 | I915_WRITE(reg, val); |
9d9740f0 | 806 | POSTING_READ(reg); |
0c14c7f9 PZ |
807 | return; |
808 | } | |
809 | ||
6d67415f VS |
810 | if (intel_hdmi_set_gcp_infoframe(encoder)) |
811 | val |= VIDEO_DIP_ENABLE_GCP_HSW; | |
812 | ||
0dd87d20 | 813 | I915_WRITE(reg, val); |
9d9740f0 | 814 | POSTING_READ(reg); |
0dd87d20 | 815 | |
687f4d06 PZ |
816 | intel_hdmi_set_avi_infoframe(encoder, adjusted_mode); |
817 | intel_hdmi_set_spd_infoframe(encoder); | |
c8bb75af | 818 | intel_hdmi_set_hdmi_infoframe(encoder, adjusted_mode); |
687f4d06 PZ |
819 | } |
820 | ||
4cde8a21 | 821 | static void intel_hdmi_prepare(struct intel_encoder *encoder) |
7d57382e | 822 | { |
c59423a3 | 823 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 824 | struct drm_i915_private *dev_priv = dev->dev_private; |
c59423a3 DV |
825 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
826 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
6e3c9717 | 827 | struct drm_display_mode *adjusted_mode = &crtc->config->base.adjusted_mode; |
b242b7f7 | 828 | u32 hdmi_val; |
7d57382e | 829 | |
b242b7f7 | 830 | hdmi_val = SDVO_ENCODING_HDMI; |
2af2c490 | 831 | if (!HAS_PCH_SPLIT(dev)) |
b242b7f7 | 832 | hdmi_val |= intel_hdmi->color_range; |
b599c0bc | 833 | if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC) |
b242b7f7 | 834 | hdmi_val |= SDVO_VSYNC_ACTIVE_HIGH; |
b599c0bc | 835 | if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC) |
b242b7f7 | 836 | hdmi_val |= SDVO_HSYNC_ACTIVE_HIGH; |
7d57382e | 837 | |
6e3c9717 | 838 | if (crtc->config->pipe_bpp > 24) |
4f3a8bc7 | 839 | hdmi_val |= HDMI_COLOR_FORMAT_12bpc; |
020f6704 | 840 | else |
4f3a8bc7 | 841 | hdmi_val |= SDVO_COLOR_FORMAT_8bpc; |
020f6704 | 842 | |
6e3c9717 | 843 | if (crtc->config->has_hdmi_sink) |
dc0fa718 | 844 | hdmi_val |= HDMI_MODE_SELECT_HDMI; |
2e3d6006 | 845 | |
75770564 | 846 | if (HAS_PCH_CPT(dev)) |
c59423a3 | 847 | hdmi_val |= SDVO_PIPE_SEL_CPT(crtc->pipe); |
44f37d1f CML |
848 | else if (IS_CHERRYVIEW(dev)) |
849 | hdmi_val |= SDVO_PIPE_SEL_CHV(crtc->pipe); | |
dc0fa718 | 850 | else |
c59423a3 | 851 | hdmi_val |= SDVO_PIPE_SEL(crtc->pipe); |
7d57382e | 852 | |
b242b7f7 PZ |
853 | I915_WRITE(intel_hdmi->hdmi_reg, hdmi_val); |
854 | POSTING_READ(intel_hdmi->hdmi_reg); | |
7d57382e EA |
855 | } |
856 | ||
85234cdc DV |
857 | static bool intel_hdmi_get_hw_state(struct intel_encoder *encoder, |
858 | enum pipe *pipe) | |
7d57382e | 859 | { |
85234cdc | 860 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 861 | struct drm_i915_private *dev_priv = dev->dev_private; |
85234cdc | 862 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
6d129bea | 863 | enum intel_display_power_domain power_domain; |
85234cdc DV |
864 | u32 tmp; |
865 | ||
6d129bea | 866 | power_domain = intel_display_port_power_domain(encoder); |
f458ebbc | 867 | if (!intel_display_power_is_enabled(dev_priv, power_domain)) |
6d129bea ID |
868 | return false; |
869 | ||
b242b7f7 | 870 | tmp = I915_READ(intel_hdmi->hdmi_reg); |
85234cdc DV |
871 | |
872 | if (!(tmp & SDVO_ENABLE)) | |
873 | return false; | |
874 | ||
875 | if (HAS_PCH_CPT(dev)) | |
876 | *pipe = PORT_TO_PIPE_CPT(tmp); | |
71485e0a VS |
877 | else if (IS_CHERRYVIEW(dev)) |
878 | *pipe = SDVO_PORT_TO_PIPE_CHV(tmp); | |
85234cdc DV |
879 | else |
880 | *pipe = PORT_TO_PIPE(tmp); | |
881 | ||
882 | return true; | |
883 | } | |
884 | ||
045ac3b5 | 885 | static void intel_hdmi_get_config(struct intel_encoder *encoder, |
5cec258b | 886 | struct intel_crtc_state *pipe_config) |
045ac3b5 JB |
887 | { |
888 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
8c875fca VS |
889 | struct drm_device *dev = encoder->base.dev; |
890 | struct drm_i915_private *dev_priv = dev->dev_private; | |
045ac3b5 | 891 | u32 tmp, flags = 0; |
18442d08 | 892 | int dotclock; |
045ac3b5 JB |
893 | |
894 | tmp = I915_READ(intel_hdmi->hdmi_reg); | |
895 | ||
896 | if (tmp & SDVO_HSYNC_ACTIVE_HIGH) | |
897 | flags |= DRM_MODE_FLAG_PHSYNC; | |
898 | else | |
899 | flags |= DRM_MODE_FLAG_NHSYNC; | |
900 | ||
901 | if (tmp & SDVO_VSYNC_ACTIVE_HIGH) | |
902 | flags |= DRM_MODE_FLAG_PVSYNC; | |
903 | else | |
904 | flags |= DRM_MODE_FLAG_NVSYNC; | |
905 | ||
6897b4b5 DV |
906 | if (tmp & HDMI_MODE_SELECT_HDMI) |
907 | pipe_config->has_hdmi_sink = true; | |
908 | ||
e43823ec JB |
909 | if (intel_hdmi->infoframe_enabled(&encoder->base)) |
910 | pipe_config->has_infoframe = true; | |
911 | ||
c84db770 | 912 | if (tmp & SDVO_AUDIO_ENABLE) |
9ed109a7 DV |
913 | pipe_config->has_audio = true; |
914 | ||
8c875fca VS |
915 | if (!HAS_PCH_SPLIT(dev) && |
916 | tmp & HDMI_COLOR_RANGE_16_235) | |
917 | pipe_config->limited_color_range = true; | |
918 | ||
2d112de7 | 919 | pipe_config->base.adjusted_mode.flags |= flags; |
18442d08 VS |
920 | |
921 | if ((tmp & SDVO_COLOR_FORMAT_MASK) == HDMI_COLOR_FORMAT_12bpc) | |
922 | dotclock = pipe_config->port_clock * 2 / 3; | |
923 | else | |
924 | dotclock = pipe_config->port_clock; | |
925 | ||
926 | if (HAS_PCH_SPLIT(dev_priv->dev)) | |
927 | ironlake_check_encoder_dotclock(pipe_config, dotclock); | |
928 | ||
2d112de7 | 929 | pipe_config->base.adjusted_mode.crtc_clock = dotclock; |
045ac3b5 JB |
930 | } |
931 | ||
d1b1589c VS |
932 | static void intel_enable_hdmi_audio(struct intel_encoder *encoder) |
933 | { | |
934 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); | |
935 | ||
936 | WARN_ON(!crtc->config->has_hdmi_sink); | |
937 | DRM_DEBUG_DRIVER("Enabling HDMI audio on pipe %c\n", | |
938 | pipe_name(crtc->pipe)); | |
939 | intel_audio_codec_enable(encoder); | |
940 | } | |
941 | ||
bf868c7d | 942 | static void g4x_enable_hdmi(struct intel_encoder *encoder) |
7d57382e | 943 | { |
5ab432ef | 944 | struct drm_device *dev = encoder->base.dev; |
7d57382e | 945 | struct drm_i915_private *dev_priv = dev->dev_private; |
bf868c7d | 946 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
5ab432ef | 947 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
7d57382e EA |
948 | u32 temp; |
949 | ||
b242b7f7 | 950 | temp = I915_READ(intel_hdmi->hdmi_reg); |
d8a2d0e0 | 951 | |
bf868c7d VS |
952 | temp |= SDVO_ENABLE; |
953 | if (crtc->config->has_audio) | |
954 | temp |= SDVO_AUDIO_ENABLE; | |
7a87c289 | 955 | |
bf868c7d VS |
956 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
957 | POSTING_READ(intel_hdmi->hdmi_reg); | |
958 | ||
959 | if (crtc->config->has_audio) | |
960 | intel_enable_hdmi_audio(encoder); | |
961 | } | |
962 | ||
963 | static void ibx_enable_hdmi(struct intel_encoder *encoder) | |
964 | { | |
965 | struct drm_device *dev = encoder->base.dev; | |
966 | struct drm_i915_private *dev_priv = dev->dev_private; | |
967 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); | |
968 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
969 | u32 temp; | |
970 | ||
971 | temp = I915_READ(intel_hdmi->hdmi_reg); | |
d8a2d0e0 | 972 | |
bf868c7d VS |
973 | temp |= SDVO_ENABLE; |
974 | if (crtc->config->has_audio) | |
975 | temp |= SDVO_AUDIO_ENABLE; | |
5ab432ef | 976 | |
bf868c7d VS |
977 | /* |
978 | * HW workaround, need to write this twice for issue | |
979 | * that may result in first write getting masked. | |
980 | */ | |
981 | I915_WRITE(intel_hdmi->hdmi_reg, temp); | |
982 | POSTING_READ(intel_hdmi->hdmi_reg); | |
b242b7f7 PZ |
983 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
984 | POSTING_READ(intel_hdmi->hdmi_reg); | |
5ab432ef | 985 | |
bf868c7d VS |
986 | /* |
987 | * HW workaround, need to toggle enable bit off and on | |
988 | * for 12bpc with pixel repeat. | |
989 | * | |
990 | * FIXME: BSpec says this should be done at the end of | |
991 | * of the modeset sequence, so not sure if this isn't too soon. | |
5ab432ef | 992 | */ |
bf868c7d VS |
993 | if (crtc->config->pipe_bpp > 24 && |
994 | crtc->config->pixel_multiplier > 1) { | |
995 | I915_WRITE(intel_hdmi->hdmi_reg, temp & ~SDVO_ENABLE); | |
996 | POSTING_READ(intel_hdmi->hdmi_reg); | |
997 | ||
998 | /* | |
999 | * HW workaround, need to write this twice for issue | |
1000 | * that may result in first write getting masked. | |
1001 | */ | |
1002 | I915_WRITE(intel_hdmi->hdmi_reg, temp); | |
1003 | POSTING_READ(intel_hdmi->hdmi_reg); | |
b242b7f7 PZ |
1004 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
1005 | POSTING_READ(intel_hdmi->hdmi_reg); | |
7d57382e | 1006 | } |
c1dec79a | 1007 | |
bf868c7d | 1008 | if (crtc->config->has_audio) |
d1b1589c VS |
1009 | intel_enable_hdmi_audio(encoder); |
1010 | } | |
1011 | ||
1012 | static void cpt_enable_hdmi(struct intel_encoder *encoder) | |
1013 | { | |
1014 | struct drm_device *dev = encoder->base.dev; | |
1015 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1016 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); | |
1017 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
1018 | enum pipe pipe = crtc->pipe; | |
1019 | u32 temp; | |
1020 | ||
1021 | temp = I915_READ(intel_hdmi->hdmi_reg); | |
1022 | ||
1023 | temp |= SDVO_ENABLE; | |
1024 | if (crtc->config->has_audio) | |
1025 | temp |= SDVO_AUDIO_ENABLE; | |
1026 | ||
1027 | /* | |
1028 | * WaEnableHDMI8bpcBefore12bpc:snb,ivb | |
1029 | * | |
1030 | * The procedure for 12bpc is as follows: | |
1031 | * 1. disable HDMI clock gating | |
1032 | * 2. enable HDMI with 8bpc | |
1033 | * 3. enable HDMI with 12bpc | |
1034 | * 4. enable HDMI clock gating | |
1035 | */ | |
1036 | ||
1037 | if (crtc->config->pipe_bpp > 24) { | |
1038 | I915_WRITE(TRANS_CHICKEN1(pipe), | |
1039 | I915_READ(TRANS_CHICKEN1(pipe)) | | |
1040 | TRANS_CHICKEN1_HDMIUNIT_GC_DISABLE); | |
1041 | ||
1042 | temp &= ~SDVO_COLOR_FORMAT_MASK; | |
1043 | temp |= SDVO_COLOR_FORMAT_8bpc; | |
c1dec79a | 1044 | } |
d1b1589c VS |
1045 | |
1046 | I915_WRITE(intel_hdmi->hdmi_reg, temp); | |
1047 | POSTING_READ(intel_hdmi->hdmi_reg); | |
1048 | ||
1049 | if (crtc->config->pipe_bpp > 24) { | |
1050 | temp &= ~SDVO_COLOR_FORMAT_MASK; | |
1051 | temp |= HDMI_COLOR_FORMAT_12bpc; | |
1052 | ||
1053 | I915_WRITE(intel_hdmi->hdmi_reg, temp); | |
1054 | POSTING_READ(intel_hdmi->hdmi_reg); | |
1055 | ||
1056 | I915_WRITE(TRANS_CHICKEN1(pipe), | |
1057 | I915_READ(TRANS_CHICKEN1(pipe)) & | |
1058 | ~TRANS_CHICKEN1_HDMIUNIT_GC_DISABLE); | |
1059 | } | |
1060 | ||
1061 | if (crtc->config->has_audio) | |
1062 | intel_enable_hdmi_audio(encoder); | |
b76cf76b | 1063 | } |
89b667f8 | 1064 | |
b76cf76b JN |
1065 | static void vlv_enable_hdmi(struct intel_encoder *encoder) |
1066 | { | |
5ab432ef DV |
1067 | } |
1068 | ||
1069 | static void intel_disable_hdmi(struct intel_encoder *encoder) | |
1070 | { | |
1071 | struct drm_device *dev = encoder->base.dev; | |
1072 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1073 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
495a5bb8 | 1074 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); |
5ab432ef | 1075 | u32 temp; |
5ab432ef | 1076 | |
b242b7f7 | 1077 | temp = I915_READ(intel_hdmi->hdmi_reg); |
5ab432ef | 1078 | |
1612c8bd | 1079 | temp &= ~(SDVO_ENABLE | SDVO_AUDIO_ENABLE); |
b242b7f7 PZ |
1080 | I915_WRITE(intel_hdmi->hdmi_reg, temp); |
1081 | POSTING_READ(intel_hdmi->hdmi_reg); | |
1612c8bd VS |
1082 | |
1083 | /* | |
1084 | * HW workaround for IBX, we need to move the port | |
1085 | * to transcoder A after disabling it to allow the | |
1086 | * matching DP port to be enabled on transcoder A. | |
1087 | */ | |
1088 | if (HAS_PCH_IBX(dev) && crtc->pipe == PIPE_B) { | |
1089 | temp &= ~SDVO_PIPE_B_SELECT; | |
1090 | temp |= SDVO_ENABLE; | |
1091 | /* | |
1092 | * HW workaround, need to write this twice for issue | |
1093 | * that may result in first write getting masked. | |
1094 | */ | |
1095 | I915_WRITE(intel_hdmi->hdmi_reg, temp); | |
1096 | POSTING_READ(intel_hdmi->hdmi_reg); | |
1097 | I915_WRITE(intel_hdmi->hdmi_reg, temp); | |
1098 | POSTING_READ(intel_hdmi->hdmi_reg); | |
1099 | ||
1100 | temp &= ~SDVO_ENABLE; | |
1101 | I915_WRITE(intel_hdmi->hdmi_reg, temp); | |
1102 | POSTING_READ(intel_hdmi->hdmi_reg); | |
1103 | } | |
6d67415f | 1104 | |
0be6f0c8 | 1105 | intel_hdmi->set_infoframes(&encoder->base, false, NULL); |
7d57382e EA |
1106 | } |
1107 | ||
a4790cec VS |
1108 | static void g4x_disable_hdmi(struct intel_encoder *encoder) |
1109 | { | |
1110 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); | |
1111 | ||
1112 | if (crtc->config->has_audio) | |
1113 | intel_audio_codec_disable(encoder); | |
1114 | ||
1115 | intel_disable_hdmi(encoder); | |
1116 | } | |
1117 | ||
1118 | static void pch_disable_hdmi(struct intel_encoder *encoder) | |
1119 | { | |
1120 | struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc); | |
1121 | ||
1122 | if (crtc->config->has_audio) | |
1123 | intel_audio_codec_disable(encoder); | |
1124 | } | |
1125 | ||
1126 | static void pch_post_disable_hdmi(struct intel_encoder *encoder) | |
1127 | { | |
1128 | intel_disable_hdmi(encoder); | |
1129 | } | |
1130 | ||
40478455 | 1131 | static int hdmi_portclock_limit(struct intel_hdmi *hdmi, bool respect_dvi_limit) |
7d148ef5 DV |
1132 | { |
1133 | struct drm_device *dev = intel_hdmi_to_dev(hdmi); | |
1134 | ||
40478455 | 1135 | if ((respect_dvi_limit && !hdmi->has_hdmi_sink) || IS_G4X(dev)) |
7d148ef5 | 1136 | return 165000; |
e3c33578 | 1137 | else if (IS_HASWELL(dev) || INTEL_INFO(dev)->gen >= 8) |
7d148ef5 DV |
1138 | return 300000; |
1139 | else | |
1140 | return 225000; | |
1141 | } | |
1142 | ||
c19de8eb DL |
1143 | static enum drm_mode_status |
1144 | intel_hdmi_mode_valid(struct drm_connector *connector, | |
1145 | struct drm_display_mode *mode) | |
7d57382e | 1146 | { |
697c4078 CT |
1147 | int clock = mode->clock; |
1148 | ||
1149 | if (mode->flags & DRM_MODE_FLAG_DBLCLK) | |
1150 | clock *= 2; | |
1151 | ||
1152 | if (clock > hdmi_portclock_limit(intel_attached_hdmi(connector), | |
1153 | true)) | |
7d57382e | 1154 | return MODE_CLOCK_HIGH; |
697c4078 | 1155 | if (clock < 20000) |
5cbba41d | 1156 | return MODE_CLOCK_LOW; |
7d57382e EA |
1157 | |
1158 | if (mode->flags & DRM_MODE_FLAG_DBLSCAN) | |
1159 | return MODE_NO_DBLESCAN; | |
1160 | ||
1161 | return MODE_OK; | |
1162 | } | |
1163 | ||
77f06c86 | 1164 | static bool hdmi_12bpc_possible(struct intel_crtc_state *crtc_state) |
71800632 | 1165 | { |
77f06c86 ACO |
1166 | struct drm_device *dev = crtc_state->base.crtc->dev; |
1167 | struct drm_atomic_state *state; | |
71800632 | 1168 | struct intel_encoder *encoder; |
da3ced29 | 1169 | struct drm_connector *connector; |
77f06c86 | 1170 | struct drm_connector_state *connector_state; |
71800632 | 1171 | int count = 0, count_hdmi = 0; |
77f06c86 | 1172 | int i; |
71800632 | 1173 | |
f227ae9e | 1174 | if (HAS_GMCH_DISPLAY(dev)) |
71800632 VS |
1175 | return false; |
1176 | ||
77f06c86 ACO |
1177 | state = crtc_state->base.state; |
1178 | ||
da3ced29 | 1179 | for_each_connector_in_state(state, connector, connector_state, i) { |
77f06c86 ACO |
1180 | if (connector_state->crtc != crtc_state->base.crtc) |
1181 | continue; | |
1182 | ||
1183 | encoder = to_intel_encoder(connector_state->best_encoder); | |
1184 | ||
71800632 VS |
1185 | count_hdmi += encoder->type == INTEL_OUTPUT_HDMI; |
1186 | count++; | |
1187 | } | |
1188 | ||
1189 | /* | |
1190 | * HDMI 12bpc affects the clocks, so it's only possible | |
1191 | * when not cloning with other encoder types. | |
1192 | */ | |
1193 | return count_hdmi > 0 && count_hdmi == count; | |
1194 | } | |
1195 | ||
5bfe2ac0 | 1196 | bool intel_hdmi_compute_config(struct intel_encoder *encoder, |
5cec258b | 1197 | struct intel_crtc_state *pipe_config) |
7d57382e | 1198 | { |
5bfe2ac0 DV |
1199 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); |
1200 | struct drm_device *dev = encoder->base.dev; | |
2d112de7 ACO |
1201 | struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
1202 | int clock_12bpc = pipe_config->base.adjusted_mode.crtc_clock * 3 / 2; | |
40478455 | 1203 | int portclock_limit = hdmi_portclock_limit(intel_hdmi, false); |
e29c22c0 | 1204 | int desired_bpp; |
3685a8f3 | 1205 | |
6897b4b5 DV |
1206 | pipe_config->has_hdmi_sink = intel_hdmi->has_hdmi_sink; |
1207 | ||
e43823ec JB |
1208 | if (pipe_config->has_hdmi_sink) |
1209 | pipe_config->has_infoframe = true; | |
1210 | ||
55bc60db VS |
1211 | if (intel_hdmi->color_range_auto) { |
1212 | /* See CEA-861-E - 5.1 Default Encoding Parameters */ | |
6897b4b5 | 1213 | if (pipe_config->has_hdmi_sink && |
18316c8c | 1214 | drm_match_cea_mode(adjusted_mode) > 1) |
4f3a8bc7 | 1215 | intel_hdmi->color_range = HDMI_COLOR_RANGE_16_235; |
55bc60db VS |
1216 | else |
1217 | intel_hdmi->color_range = 0; | |
1218 | } | |
1219 | ||
697c4078 CT |
1220 | if (adjusted_mode->flags & DRM_MODE_FLAG_DBLCLK) { |
1221 | pipe_config->pixel_multiplier = 2; | |
1222 | } | |
1223 | ||
3685a8f3 | 1224 | if (intel_hdmi->color_range) |
50f3b016 | 1225 | pipe_config->limited_color_range = true; |
3685a8f3 | 1226 | |
5bfe2ac0 DV |
1227 | if (HAS_PCH_SPLIT(dev) && !HAS_DDI(dev)) |
1228 | pipe_config->has_pch_encoder = true; | |
1229 | ||
9ed109a7 DV |
1230 | if (pipe_config->has_hdmi_sink && intel_hdmi->has_audio) |
1231 | pipe_config->has_audio = true; | |
1232 | ||
4e53c2e0 DV |
1233 | /* |
1234 | * HDMI is either 12 or 8, so if the display lets 10bpc sneak | |
1235 | * through, clamp it down. Note that g4x/vlv don't support 12bpc hdmi | |
325b9d04 DV |
1236 | * outputs. We also need to check that the higher clock still fits |
1237 | * within limits. | |
4e53c2e0 | 1238 | */ |
6897b4b5 | 1239 | if (pipe_config->pipe_bpp > 8*3 && pipe_config->has_hdmi_sink && |
71800632 | 1240 | clock_12bpc <= portclock_limit && |
5e3daaca DV |
1241 | hdmi_12bpc_possible(pipe_config) && |
1242 | 0 /* FIXME 12bpc support totally broken */) { | |
e29c22c0 DV |
1243 | DRM_DEBUG_KMS("picking bpc to 12 for HDMI output\n"); |
1244 | desired_bpp = 12*3; | |
325b9d04 DV |
1245 | |
1246 | /* Need to adjust the port link by 1.5x for 12bpc. */ | |
ff9a6750 | 1247 | pipe_config->port_clock = clock_12bpc; |
4e53c2e0 | 1248 | } else { |
e29c22c0 DV |
1249 | DRM_DEBUG_KMS("picking bpc to 8 for HDMI output\n"); |
1250 | desired_bpp = 8*3; | |
1251 | } | |
1252 | ||
1253 | if (!pipe_config->bw_constrained) { | |
1254 | DRM_DEBUG_KMS("forcing pipe bpc to %i for HDMI\n", desired_bpp); | |
1255 | pipe_config->pipe_bpp = desired_bpp; | |
4e53c2e0 DV |
1256 | } |
1257 | ||
241bfc38 | 1258 | if (adjusted_mode->crtc_clock > portclock_limit) { |
325b9d04 DV |
1259 | DRM_DEBUG_KMS("too high HDMI clock, rejecting mode\n"); |
1260 | return false; | |
1261 | } | |
1262 | ||
7d57382e EA |
1263 | return true; |
1264 | } | |
1265 | ||
953ece69 CW |
1266 | static void |
1267 | intel_hdmi_unset_edid(struct drm_connector *connector) | |
9dff6af8 | 1268 | { |
df0e9248 | 1269 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); |
9dff6af8 | 1270 | |
953ece69 CW |
1271 | intel_hdmi->has_hdmi_sink = false; |
1272 | intel_hdmi->has_audio = false; | |
1273 | intel_hdmi->rgb_quant_range_selectable = false; | |
1274 | ||
1275 | kfree(to_intel_connector(connector)->detect_edid); | |
1276 | to_intel_connector(connector)->detect_edid = NULL; | |
1277 | } | |
1278 | ||
1279 | static bool | |
1280 | intel_hdmi_set_edid(struct drm_connector *connector) | |
1281 | { | |
1282 | struct drm_i915_private *dev_priv = to_i915(connector->dev); | |
1283 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
1284 | struct intel_encoder *intel_encoder = | |
1285 | &hdmi_to_dig_port(intel_hdmi)->base; | |
1286 | enum intel_display_power_domain power_domain; | |
1287 | struct edid *edid; | |
1288 | bool connected = false; | |
164c8598 | 1289 | |
671dedd2 ID |
1290 | power_domain = intel_display_port_power_domain(intel_encoder); |
1291 | intel_display_power_get(dev_priv, power_domain); | |
1292 | ||
f899fc64 | 1293 | edid = drm_get_edid(connector, |
3bd7d909 DK |
1294 | intel_gmbus_get_adapter(dev_priv, |
1295 | intel_hdmi->ddc_bus)); | |
2ded9e27 | 1296 | |
953ece69 | 1297 | intel_display_power_put(dev_priv, power_domain); |
30ad48b7 | 1298 | |
953ece69 CW |
1299 | to_intel_connector(connector)->detect_edid = edid; |
1300 | if (edid && edid->input & DRM_EDID_INPUT_DIGITAL) { | |
1301 | intel_hdmi->rgb_quant_range_selectable = | |
1302 | drm_rgb_quant_range_selectable(edid); | |
1303 | ||
1304 | intel_hdmi->has_audio = drm_detect_monitor_audio(edid); | |
b1d7e4b4 WF |
1305 | if (intel_hdmi->force_audio != HDMI_AUDIO_AUTO) |
1306 | intel_hdmi->has_audio = | |
953ece69 CW |
1307 | intel_hdmi->force_audio == HDMI_AUDIO_ON; |
1308 | ||
1309 | if (intel_hdmi->force_audio != HDMI_AUDIO_OFF_DVI) | |
1310 | intel_hdmi->has_hdmi_sink = | |
1311 | drm_detect_hdmi_monitor(edid); | |
1312 | ||
1313 | connected = true; | |
55b7d6e8 CW |
1314 | } |
1315 | ||
953ece69 CW |
1316 | return connected; |
1317 | } | |
1318 | ||
1319 | static enum drm_connector_status | |
1320 | intel_hdmi_detect(struct drm_connector *connector, bool force) | |
1321 | { | |
1322 | enum drm_connector_status status; | |
1323 | ||
1324 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", | |
1325 | connector->base.id, connector->name); | |
1326 | ||
1327 | intel_hdmi_unset_edid(connector); | |
1328 | ||
1329 | if (intel_hdmi_set_edid(connector)) { | |
1330 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
1331 | ||
1332 | hdmi_to_dig_port(intel_hdmi)->base.type = INTEL_OUTPUT_HDMI; | |
1333 | status = connector_status_connected; | |
1334 | } else | |
1335 | status = connector_status_disconnected; | |
671dedd2 | 1336 | |
2ded9e27 | 1337 | return status; |
7d57382e EA |
1338 | } |
1339 | ||
953ece69 CW |
1340 | static void |
1341 | intel_hdmi_force(struct drm_connector *connector) | |
7d57382e | 1342 | { |
953ece69 | 1343 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); |
7d57382e | 1344 | |
953ece69 CW |
1345 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
1346 | connector->base.id, connector->name); | |
7d57382e | 1347 | |
953ece69 | 1348 | intel_hdmi_unset_edid(connector); |
671dedd2 | 1349 | |
953ece69 CW |
1350 | if (connector->status != connector_status_connected) |
1351 | return; | |
671dedd2 | 1352 | |
953ece69 CW |
1353 | intel_hdmi_set_edid(connector); |
1354 | hdmi_to_dig_port(intel_hdmi)->base.type = INTEL_OUTPUT_HDMI; | |
1355 | } | |
671dedd2 | 1356 | |
953ece69 CW |
1357 | static int intel_hdmi_get_modes(struct drm_connector *connector) |
1358 | { | |
1359 | struct edid *edid; | |
1360 | ||
1361 | edid = to_intel_connector(connector)->detect_edid; | |
1362 | if (edid == NULL) | |
1363 | return 0; | |
671dedd2 | 1364 | |
953ece69 | 1365 | return intel_connector_update_modes(connector, edid); |
7d57382e EA |
1366 | } |
1367 | ||
1aad7ac0 CW |
1368 | static bool |
1369 | intel_hdmi_detect_audio(struct drm_connector *connector) | |
1370 | { | |
1aad7ac0 | 1371 | bool has_audio = false; |
953ece69 | 1372 | struct edid *edid; |
1aad7ac0 | 1373 | |
953ece69 CW |
1374 | edid = to_intel_connector(connector)->detect_edid; |
1375 | if (edid && edid->input & DRM_EDID_INPUT_DIGITAL) | |
1376 | has_audio = drm_detect_monitor_audio(edid); | |
671dedd2 | 1377 | |
1aad7ac0 CW |
1378 | return has_audio; |
1379 | } | |
1380 | ||
55b7d6e8 CW |
1381 | static int |
1382 | intel_hdmi_set_property(struct drm_connector *connector, | |
ed517fbb PZ |
1383 | struct drm_property *property, |
1384 | uint64_t val) | |
55b7d6e8 CW |
1385 | { |
1386 | struct intel_hdmi *intel_hdmi = intel_attached_hdmi(connector); | |
da63a9f2 PZ |
1387 | struct intel_digital_port *intel_dig_port = |
1388 | hdmi_to_dig_port(intel_hdmi); | |
e953fd7b | 1389 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
55b7d6e8 CW |
1390 | int ret; |
1391 | ||
662595df | 1392 | ret = drm_object_property_set_value(&connector->base, property, val); |
55b7d6e8 CW |
1393 | if (ret) |
1394 | return ret; | |
1395 | ||
3f43c48d | 1396 | if (property == dev_priv->force_audio_property) { |
b1d7e4b4 | 1397 | enum hdmi_force_audio i = val; |
1aad7ac0 CW |
1398 | bool has_audio; |
1399 | ||
1400 | if (i == intel_hdmi->force_audio) | |
55b7d6e8 CW |
1401 | return 0; |
1402 | ||
1aad7ac0 | 1403 | intel_hdmi->force_audio = i; |
55b7d6e8 | 1404 | |
b1d7e4b4 | 1405 | if (i == HDMI_AUDIO_AUTO) |
1aad7ac0 CW |
1406 | has_audio = intel_hdmi_detect_audio(connector); |
1407 | else | |
b1d7e4b4 | 1408 | has_audio = (i == HDMI_AUDIO_ON); |
1aad7ac0 | 1409 | |
b1d7e4b4 WF |
1410 | if (i == HDMI_AUDIO_OFF_DVI) |
1411 | intel_hdmi->has_hdmi_sink = 0; | |
55b7d6e8 | 1412 | |
1aad7ac0 | 1413 | intel_hdmi->has_audio = has_audio; |
55b7d6e8 CW |
1414 | goto done; |
1415 | } | |
1416 | ||
e953fd7b | 1417 | if (property == dev_priv->broadcast_rgb_property) { |
ae4edb80 DV |
1418 | bool old_auto = intel_hdmi->color_range_auto; |
1419 | uint32_t old_range = intel_hdmi->color_range; | |
1420 | ||
55bc60db VS |
1421 | switch (val) { |
1422 | case INTEL_BROADCAST_RGB_AUTO: | |
1423 | intel_hdmi->color_range_auto = true; | |
1424 | break; | |
1425 | case INTEL_BROADCAST_RGB_FULL: | |
1426 | intel_hdmi->color_range_auto = false; | |
1427 | intel_hdmi->color_range = 0; | |
1428 | break; | |
1429 | case INTEL_BROADCAST_RGB_LIMITED: | |
1430 | intel_hdmi->color_range_auto = false; | |
4f3a8bc7 | 1431 | intel_hdmi->color_range = HDMI_COLOR_RANGE_16_235; |
55bc60db VS |
1432 | break; |
1433 | default: | |
1434 | return -EINVAL; | |
1435 | } | |
ae4edb80 DV |
1436 | |
1437 | if (old_auto == intel_hdmi->color_range_auto && | |
1438 | old_range == intel_hdmi->color_range) | |
1439 | return 0; | |
1440 | ||
e953fd7b CW |
1441 | goto done; |
1442 | } | |
1443 | ||
94a11ddc VK |
1444 | if (property == connector->dev->mode_config.aspect_ratio_property) { |
1445 | switch (val) { | |
1446 | case DRM_MODE_PICTURE_ASPECT_NONE: | |
1447 | intel_hdmi->aspect_ratio = HDMI_PICTURE_ASPECT_NONE; | |
1448 | break; | |
1449 | case DRM_MODE_PICTURE_ASPECT_4_3: | |
1450 | intel_hdmi->aspect_ratio = HDMI_PICTURE_ASPECT_4_3; | |
1451 | break; | |
1452 | case DRM_MODE_PICTURE_ASPECT_16_9: | |
1453 | intel_hdmi->aspect_ratio = HDMI_PICTURE_ASPECT_16_9; | |
1454 | break; | |
1455 | default: | |
1456 | return -EINVAL; | |
1457 | } | |
1458 | goto done; | |
1459 | } | |
1460 | ||
55b7d6e8 CW |
1461 | return -EINVAL; |
1462 | ||
1463 | done: | |
c0c36b94 CW |
1464 | if (intel_dig_port->base.base.crtc) |
1465 | intel_crtc_restore_mode(intel_dig_port->base.base.crtc); | |
55b7d6e8 CW |
1466 | |
1467 | return 0; | |
1468 | } | |
1469 | ||
13732ba7 JB |
1470 | static void intel_hdmi_pre_enable(struct intel_encoder *encoder) |
1471 | { | |
1472 | struct intel_hdmi *intel_hdmi = enc_to_intel_hdmi(&encoder->base); | |
1473 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); | |
1474 | struct drm_display_mode *adjusted_mode = | |
6e3c9717 | 1475 | &intel_crtc->config->base.adjusted_mode; |
13732ba7 | 1476 | |
4cde8a21 DV |
1477 | intel_hdmi_prepare(encoder); |
1478 | ||
6897b4b5 | 1479 | intel_hdmi->set_infoframes(&encoder->base, |
6e3c9717 | 1480 | intel_crtc->config->has_hdmi_sink, |
6897b4b5 | 1481 | adjusted_mode); |
13732ba7 JB |
1482 | } |
1483 | ||
9514ac6e | 1484 | static void vlv_hdmi_pre_enable(struct intel_encoder *encoder) |
89b667f8 JB |
1485 | { |
1486 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
13732ba7 | 1487 | struct intel_hdmi *intel_hdmi = &dport->hdmi; |
89b667f8 JB |
1488 | struct drm_device *dev = encoder->base.dev; |
1489 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1490 | struct intel_crtc *intel_crtc = | |
1491 | to_intel_crtc(encoder->base.crtc); | |
13732ba7 | 1492 | struct drm_display_mode *adjusted_mode = |
6e3c9717 | 1493 | &intel_crtc->config->base.adjusted_mode; |
e4607fcf | 1494 | enum dpio_channel port = vlv_dport_to_channel(dport); |
89b667f8 JB |
1495 | int pipe = intel_crtc->pipe; |
1496 | u32 val; | |
1497 | ||
89b667f8 | 1498 | /* Enable clock channels for this port */ |
a580516d | 1499 | mutex_lock(&dev_priv->sb_lock); |
ab3c759a | 1500 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(port)); |
89b667f8 JB |
1501 | val = 0; |
1502 | if (pipe) | |
1503 | val |= (1<<21); | |
1504 | else | |
1505 | val &= ~(1<<21); | |
1506 | val |= 0x001000c4; | |
ab3c759a | 1507 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW8(port), val); |
89b667f8 JB |
1508 | |
1509 | /* HDMI 1.0V-2dB */ | |
ab3c759a CML |
1510 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), 0); |
1511 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW4(port), 0x2b245f5f); | |
1512 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW2(port), 0x5578b83a); | |
1513 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW3(port), 0x0c782040); | |
1514 | vlv_dpio_write(dev_priv, pipe, VLV_TX3_DW4(port), 0x2b247878); | |
1515 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW11(port), 0x00030000); | |
1516 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW9(port), 0x00002000); | |
1517 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), DPIO_TX_OCALINIT_EN); | |
89b667f8 JB |
1518 | |
1519 | /* Program lane clock */ | |
ab3c759a CML |
1520 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW14(port), 0x00760018); |
1521 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW23(port), 0x00400888); | |
a580516d | 1522 | mutex_unlock(&dev_priv->sb_lock); |
b76cf76b | 1523 | |
6897b4b5 | 1524 | intel_hdmi->set_infoframes(&encoder->base, |
6e3c9717 | 1525 | intel_crtc->config->has_hdmi_sink, |
6897b4b5 | 1526 | adjusted_mode); |
13732ba7 | 1527 | |
bf868c7d | 1528 | g4x_enable_hdmi(encoder); |
b76cf76b | 1529 | |
9b6de0a1 | 1530 | vlv_wait_port_ready(dev_priv, dport, 0x0); |
89b667f8 JB |
1531 | } |
1532 | ||
9514ac6e | 1533 | static void vlv_hdmi_pre_pll_enable(struct intel_encoder *encoder) |
89b667f8 JB |
1534 | { |
1535 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1536 | struct drm_device *dev = encoder->base.dev; | |
1537 | struct drm_i915_private *dev_priv = dev->dev_private; | |
5e69f97f CML |
1538 | struct intel_crtc *intel_crtc = |
1539 | to_intel_crtc(encoder->base.crtc); | |
e4607fcf | 1540 | enum dpio_channel port = vlv_dport_to_channel(dport); |
5e69f97f | 1541 | int pipe = intel_crtc->pipe; |
89b667f8 | 1542 | |
4cde8a21 DV |
1543 | intel_hdmi_prepare(encoder); |
1544 | ||
89b667f8 | 1545 | /* Program Tx lane resets to default */ |
a580516d | 1546 | mutex_lock(&dev_priv->sb_lock); |
ab3c759a | 1547 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW0(port), |
89b667f8 JB |
1548 | DPIO_PCS_TX_LANE2_RESET | |
1549 | DPIO_PCS_TX_LANE1_RESET); | |
ab3c759a | 1550 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW1(port), |
89b667f8 JB |
1551 | DPIO_PCS_CLK_CRI_RXEB_EIOS_EN | |
1552 | DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN | | |
1553 | (1<<DPIO_PCS_CLK_DATAWIDTH_SHIFT) | | |
1554 | DPIO_PCS_CLK_SOFT_RESET); | |
1555 | ||
1556 | /* Fix up inter-pair skew failure */ | |
ab3c759a CML |
1557 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW12(port), 0x00750f00); |
1558 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW11(port), 0x00001500); | |
1559 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW14(port), 0x40400000); | |
1560 | ||
1561 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW9(port), 0x00002000); | |
1562 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), DPIO_TX_OCALINIT_EN); | |
a580516d | 1563 | mutex_unlock(&dev_priv->sb_lock); |
89b667f8 JB |
1564 | } |
1565 | ||
9197c88b VS |
1566 | static void chv_hdmi_pre_pll_enable(struct intel_encoder *encoder) |
1567 | { | |
1568 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1569 | struct drm_device *dev = encoder->base.dev; | |
1570 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1571 | struct intel_crtc *intel_crtc = | |
1572 | to_intel_crtc(encoder->base.crtc); | |
1573 | enum dpio_channel ch = vlv_dport_to_channel(dport); | |
1574 | enum pipe pipe = intel_crtc->pipe; | |
1575 | u32 val; | |
1576 | ||
625695f8 VS |
1577 | intel_hdmi_prepare(encoder); |
1578 | ||
a580516d | 1579 | mutex_lock(&dev_priv->sb_lock); |
9197c88b | 1580 | |
b9e5ac3c VS |
1581 | /* program left/right clock distribution */ |
1582 | if (pipe != PIPE_B) { | |
1583 | val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0); | |
1584 | val &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK); | |
1585 | if (ch == DPIO_CH0) | |
1586 | val |= CHV_BUFLEFTENA1_FORCE; | |
1587 | if (ch == DPIO_CH1) | |
1588 | val |= CHV_BUFRIGHTENA1_FORCE; | |
1589 | vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val); | |
1590 | } else { | |
1591 | val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1); | |
1592 | val &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK); | |
1593 | if (ch == DPIO_CH0) | |
1594 | val |= CHV_BUFLEFTENA2_FORCE; | |
1595 | if (ch == DPIO_CH1) | |
1596 | val |= CHV_BUFRIGHTENA2_FORCE; | |
1597 | vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val); | |
1598 | } | |
1599 | ||
9197c88b VS |
1600 | /* program clock channel usage */ |
1601 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(ch)); | |
1602 | val |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE; | |
1603 | if (pipe != PIPE_B) | |
1604 | val &= ~CHV_PCS_USEDCLKCHANNEL; | |
1605 | else | |
1606 | val |= CHV_PCS_USEDCLKCHANNEL; | |
1607 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW8(ch), val); | |
1608 | ||
1609 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW8(ch)); | |
1610 | val |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE; | |
1611 | if (pipe != PIPE_B) | |
1612 | val &= ~CHV_PCS_USEDCLKCHANNEL; | |
1613 | else | |
1614 | val |= CHV_PCS_USEDCLKCHANNEL; | |
1615 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW8(ch), val); | |
1616 | ||
1617 | /* | |
1618 | * This a a bit weird since generally CL | |
1619 | * matches the pipe, but here we need to | |
1620 | * pick the CL based on the port. | |
1621 | */ | |
1622 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW19(ch)); | |
1623 | if (pipe != PIPE_B) | |
1624 | val &= ~CHV_CMN_USEDCLKCHANNEL; | |
1625 | else | |
1626 | val |= CHV_CMN_USEDCLKCHANNEL; | |
1627 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW19(ch), val); | |
1628 | ||
a580516d | 1629 | mutex_unlock(&dev_priv->sb_lock); |
9197c88b VS |
1630 | } |
1631 | ||
9514ac6e | 1632 | static void vlv_hdmi_post_disable(struct intel_encoder *encoder) |
89b667f8 JB |
1633 | { |
1634 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1635 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; | |
5e69f97f CML |
1636 | struct intel_crtc *intel_crtc = |
1637 | to_intel_crtc(encoder->base.crtc); | |
e4607fcf | 1638 | enum dpio_channel port = vlv_dport_to_channel(dport); |
5e69f97f | 1639 | int pipe = intel_crtc->pipe; |
89b667f8 JB |
1640 | |
1641 | /* Reset lanes to avoid HDMI flicker (VLV w/a) */ | |
a580516d | 1642 | mutex_lock(&dev_priv->sb_lock); |
ab3c759a CML |
1643 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW0(port), 0x00000000); |
1644 | vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW1(port), 0x00e00060); | |
a580516d | 1645 | mutex_unlock(&dev_priv->sb_lock); |
89b667f8 JB |
1646 | } |
1647 | ||
580d3811 VS |
1648 | static void chv_hdmi_post_disable(struct intel_encoder *encoder) |
1649 | { | |
1650 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
1651 | struct drm_device *dev = encoder->base.dev; | |
1652 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1653 | struct intel_crtc *intel_crtc = | |
1654 | to_intel_crtc(encoder->base.crtc); | |
1655 | enum dpio_channel ch = vlv_dport_to_channel(dport); | |
1656 | enum pipe pipe = intel_crtc->pipe; | |
1657 | u32 val; | |
1658 | ||
a580516d | 1659 | mutex_lock(&dev_priv->sb_lock); |
580d3811 VS |
1660 | |
1661 | /* Propagate soft reset to data lane reset */ | |
97fd4d5c | 1662 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch)); |
d2152b25 | 1663 | val |= CHV_PCS_REQ_SOFTRESET_EN; |
97fd4d5c | 1664 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val); |
d2152b25 | 1665 | |
97fd4d5c VS |
1666 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch)); |
1667 | val |= CHV_PCS_REQ_SOFTRESET_EN; | |
1668 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val); | |
1669 | ||
1670 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch)); | |
1671 | val &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); | |
1672 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val); | |
1673 | ||
1674 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch)); | |
580d3811 | 1675 | val &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); |
97fd4d5c | 1676 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val); |
580d3811 | 1677 | |
a580516d | 1678 | mutex_unlock(&dev_priv->sb_lock); |
580d3811 VS |
1679 | } |
1680 | ||
e4a1d846 CML |
1681 | static void chv_hdmi_pre_enable(struct intel_encoder *encoder) |
1682 | { | |
1683 | struct intel_digital_port *dport = enc_to_dig_port(&encoder->base); | |
b4eb1564 | 1684 | struct intel_hdmi *intel_hdmi = &dport->hdmi; |
e4a1d846 CML |
1685 | struct drm_device *dev = encoder->base.dev; |
1686 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1687 | struct intel_crtc *intel_crtc = | |
1688 | to_intel_crtc(encoder->base.crtc); | |
b4eb1564 | 1689 | struct drm_display_mode *adjusted_mode = |
6e3c9717 | 1690 | &intel_crtc->config->base.adjusted_mode; |
e4a1d846 CML |
1691 | enum dpio_channel ch = vlv_dport_to_channel(dport); |
1692 | int pipe = intel_crtc->pipe; | |
2e523e98 | 1693 | int data, i, stagger; |
e4a1d846 CML |
1694 | u32 val; |
1695 | ||
a580516d | 1696 | mutex_lock(&dev_priv->sb_lock); |
949c1d43 | 1697 | |
570e2a74 VS |
1698 | /* allow hardware to manage TX FIFO reset source */ |
1699 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW11(ch)); | |
1700 | val &= ~DPIO_LANEDESKEW_STRAP_OVRD; | |
1701 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW11(ch), val); | |
1702 | ||
1703 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW11(ch)); | |
1704 | val &= ~DPIO_LANEDESKEW_STRAP_OVRD; | |
1705 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW11(ch), val); | |
1706 | ||
949c1d43 | 1707 | /* Deassert soft data lane reset*/ |
97fd4d5c | 1708 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch)); |
d2152b25 | 1709 | val |= CHV_PCS_REQ_SOFTRESET_EN; |
97fd4d5c VS |
1710 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val); |
1711 | ||
1712 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch)); | |
1713 | val |= CHV_PCS_REQ_SOFTRESET_EN; | |
1714 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val); | |
1715 | ||
1716 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch)); | |
1717 | val |= (DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); | |
1718 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val); | |
d2152b25 | 1719 | |
97fd4d5c | 1720 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch)); |
949c1d43 | 1721 | val |= (DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET); |
97fd4d5c | 1722 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val); |
949c1d43 VS |
1723 | |
1724 | /* Program Tx latency optimal setting */ | |
e4a1d846 | 1725 | for (i = 0; i < 4; i++) { |
e4a1d846 CML |
1726 | /* Set the upar bit */ |
1727 | data = (i == 1) ? 0x0 : 0x1; | |
1728 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW14(ch, i), | |
1729 | data << DPIO_UPAR_SHIFT); | |
1730 | } | |
1731 | ||
1732 | /* Data lane stagger programming */ | |
2e523e98 VS |
1733 | if (intel_crtc->config->port_clock > 270000) |
1734 | stagger = 0x18; | |
1735 | else if (intel_crtc->config->port_clock > 135000) | |
1736 | stagger = 0xd; | |
1737 | else if (intel_crtc->config->port_clock > 67500) | |
1738 | stagger = 0x7; | |
1739 | else if (intel_crtc->config->port_clock > 33750) | |
1740 | stagger = 0x4; | |
1741 | else | |
1742 | stagger = 0x2; | |
1743 | ||
1744 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW11(ch)); | |
1745 | val |= DPIO_TX2_STAGGER_MASK(0x1f); | |
1746 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW11(ch), val); | |
1747 | ||
1748 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW11(ch)); | |
1749 | val |= DPIO_TX2_STAGGER_MASK(0x1f); | |
1750 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW11(ch), val); | |
1751 | ||
1752 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW12(ch), | |
1753 | DPIO_LANESTAGGER_STRAP(stagger) | | |
1754 | DPIO_LANESTAGGER_STRAP_OVRD | | |
1755 | DPIO_TX1_STAGGER_MASK(0x1f) | | |
1756 | DPIO_TX1_STAGGER_MULT(6) | | |
1757 | DPIO_TX2_STAGGER_MULT(0)); | |
1758 | ||
1759 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW12(ch), | |
1760 | DPIO_LANESTAGGER_STRAP(stagger) | | |
1761 | DPIO_LANESTAGGER_STRAP_OVRD | | |
1762 | DPIO_TX1_STAGGER_MASK(0x1f) | | |
1763 | DPIO_TX1_STAGGER_MULT(7) | | |
1764 | DPIO_TX2_STAGGER_MULT(5)); | |
e4a1d846 CML |
1765 | |
1766 | /* Clear calc init */ | |
1966e59e VS |
1767 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch)); |
1768 | val &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3); | |
a02ef3c7 VS |
1769 | val &= ~(DPIO_PCS_TX1DEEMP_MASK | DPIO_PCS_TX2DEEMP_MASK); |
1770 | val |= DPIO_PCS_TX1DEEMP_9P5 | DPIO_PCS_TX2DEEMP_9P5; | |
1966e59e VS |
1771 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val); |
1772 | ||
1773 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch)); | |
1774 | val &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3); | |
a02ef3c7 VS |
1775 | val &= ~(DPIO_PCS_TX1DEEMP_MASK | DPIO_PCS_TX2DEEMP_MASK); |
1776 | val |= DPIO_PCS_TX1DEEMP_9P5 | DPIO_PCS_TX2DEEMP_9P5; | |
1966e59e | 1777 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val); |
e4a1d846 | 1778 | |
a02ef3c7 VS |
1779 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW9(ch)); |
1780 | val &= ~(DPIO_PCS_TX1MARGIN_MASK | DPIO_PCS_TX2MARGIN_MASK); | |
1781 | val |= DPIO_PCS_TX1MARGIN_000 | DPIO_PCS_TX2MARGIN_000; | |
1782 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW9(ch), val); | |
1783 | ||
1784 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW9(ch)); | |
1785 | val &= ~(DPIO_PCS_TX1MARGIN_MASK | DPIO_PCS_TX2MARGIN_MASK); | |
1786 | val |= DPIO_PCS_TX1MARGIN_000 | DPIO_PCS_TX2MARGIN_000; | |
1787 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW9(ch), val); | |
1788 | ||
e4a1d846 CML |
1789 | /* FIXME: Program the support xxx V-dB */ |
1790 | /* Use 800mV-0dB */ | |
f72df8db VS |
1791 | for (i = 0; i < 4; i++) { |
1792 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW4(ch, i)); | |
1793 | val &= ~DPIO_SWING_DEEMPH9P5_MASK; | |
1794 | val |= 128 << DPIO_SWING_DEEMPH9P5_SHIFT; | |
1795 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW4(ch, i), val); | |
1796 | } | |
e4a1d846 | 1797 | |
f72df8db VS |
1798 | for (i = 0; i < 4; i++) { |
1799 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW2(ch, i)); | |
1fb44505 VS |
1800 | val &= ~DPIO_SWING_MARGIN000_MASK; |
1801 | val |= 102 << DPIO_SWING_MARGIN000_SHIFT; | |
f72df8db VS |
1802 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW2(ch, i), val); |
1803 | } | |
e4a1d846 CML |
1804 | |
1805 | /* Disable unique transition scale */ | |
f72df8db VS |
1806 | for (i = 0; i < 4; i++) { |
1807 | val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW3(ch, i)); | |
1808 | val &= ~DPIO_TX_UNIQ_TRANS_SCALE_EN; | |
1809 | vlv_dpio_write(dev_priv, pipe, CHV_TX_DW3(ch, i), val); | |
1810 | } | |
e4a1d846 CML |
1811 | |
1812 | /* Additional steps for 1200mV-0dB */ | |
1813 | #if 0 | |
1814 | val = vlv_dpio_read(dev_priv, pipe, VLV_TX_DW3(ch)); | |
1815 | if (ch) | |
1816 | val |= DPIO_TX_UNIQ_TRANS_SCALE_CH1; | |
1817 | else | |
1818 | val |= DPIO_TX_UNIQ_TRANS_SCALE_CH0; | |
1819 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW3(ch), val); | |
1820 | ||
1821 | vlv_dpio_write(dev_priv, pipe, VLV_TX_DW2(ch), | |
1822 | vlv_dpio_read(dev_priv, pipe, VLV_TX_DW2(ch)) | | |
1823 | (0x9a << DPIO_UNIQ_TRANS_SCALE_SHIFT)); | |
1824 | #endif | |
1825 | /* Start swing calculation */ | |
1966e59e VS |
1826 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch)); |
1827 | val |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3; | |
1828 | vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val); | |
1829 | ||
1830 | val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch)); | |
1831 | val |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3; | |
1832 | vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val); | |
e4a1d846 CML |
1833 | |
1834 | /* LRC Bypass */ | |
1835 | val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW30); | |
1836 | val |= DPIO_LRC_BYPASS; | |
1837 | vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW30, val); | |
1838 | ||
a580516d | 1839 | mutex_unlock(&dev_priv->sb_lock); |
e4a1d846 | 1840 | |
b4eb1564 | 1841 | intel_hdmi->set_infoframes(&encoder->base, |
6e3c9717 | 1842 | intel_crtc->config->has_hdmi_sink, |
b4eb1564 CT |
1843 | adjusted_mode); |
1844 | ||
bf868c7d | 1845 | g4x_enable_hdmi(encoder); |
e4a1d846 | 1846 | |
9b6de0a1 | 1847 | vlv_wait_port_ready(dev_priv, dport, 0x0); |
e4a1d846 CML |
1848 | } |
1849 | ||
7d57382e EA |
1850 | static void intel_hdmi_destroy(struct drm_connector *connector) |
1851 | { | |
10e972d3 | 1852 | kfree(to_intel_connector(connector)->detect_edid); |
7d57382e | 1853 | drm_connector_cleanup(connector); |
674e2d08 | 1854 | kfree(connector); |
7d57382e EA |
1855 | } |
1856 | ||
7d57382e | 1857 | static const struct drm_connector_funcs intel_hdmi_connector_funcs = { |
5ab432ef | 1858 | .dpms = intel_connector_dpms, |
7d57382e | 1859 | .detect = intel_hdmi_detect, |
953ece69 | 1860 | .force = intel_hdmi_force, |
7d57382e | 1861 | .fill_modes = drm_helper_probe_single_connector_modes, |
55b7d6e8 | 1862 | .set_property = intel_hdmi_set_property, |
2545e4a6 | 1863 | .atomic_get_property = intel_connector_atomic_get_property, |
7d57382e | 1864 | .destroy = intel_hdmi_destroy, |
c6f95f27 | 1865 | .atomic_destroy_state = drm_atomic_helper_connector_destroy_state, |
98969725 | 1866 | .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state, |
7d57382e EA |
1867 | }; |
1868 | ||
1869 | static const struct drm_connector_helper_funcs intel_hdmi_connector_helper_funcs = { | |
1870 | .get_modes = intel_hdmi_get_modes, | |
1871 | .mode_valid = intel_hdmi_mode_valid, | |
df0e9248 | 1872 | .best_encoder = intel_best_encoder, |
7d57382e EA |
1873 | }; |
1874 | ||
7d57382e | 1875 | static const struct drm_encoder_funcs intel_hdmi_enc_funcs = { |
ea5b213a | 1876 | .destroy = intel_encoder_destroy, |
7d57382e EA |
1877 | }; |
1878 | ||
94a11ddc VK |
1879 | static void |
1880 | intel_attach_aspect_ratio_property(struct drm_connector *connector) | |
1881 | { | |
1882 | if (!drm_mode_create_aspect_ratio_property(connector->dev)) | |
1883 | drm_object_attach_property(&connector->base, | |
1884 | connector->dev->mode_config.aspect_ratio_property, | |
1885 | DRM_MODE_PICTURE_ASPECT_NONE); | |
1886 | } | |
1887 | ||
55b7d6e8 CW |
1888 | static void |
1889 | intel_hdmi_add_properties(struct intel_hdmi *intel_hdmi, struct drm_connector *connector) | |
1890 | { | |
3f43c48d | 1891 | intel_attach_force_audio_property(connector); |
e953fd7b | 1892 | intel_attach_broadcast_rgb_property(connector); |
55bc60db | 1893 | intel_hdmi->color_range_auto = true; |
94a11ddc VK |
1894 | intel_attach_aspect_ratio_property(connector); |
1895 | intel_hdmi->aspect_ratio = HDMI_PICTURE_ASPECT_NONE; | |
55b7d6e8 CW |
1896 | } |
1897 | ||
00c09d70 PZ |
1898 | void intel_hdmi_init_connector(struct intel_digital_port *intel_dig_port, |
1899 | struct intel_connector *intel_connector) | |
7d57382e | 1900 | { |
b9cb234c PZ |
1901 | struct drm_connector *connector = &intel_connector->base; |
1902 | struct intel_hdmi *intel_hdmi = &intel_dig_port->hdmi; | |
1903 | struct intel_encoder *intel_encoder = &intel_dig_port->base; | |
1904 | struct drm_device *dev = intel_encoder->base.dev; | |
7d57382e | 1905 | struct drm_i915_private *dev_priv = dev->dev_private; |
174edf1f | 1906 | enum port port = intel_dig_port->port; |
373a3cf7 | 1907 | |
7d57382e | 1908 | drm_connector_init(dev, connector, &intel_hdmi_connector_funcs, |
8d91104a | 1909 | DRM_MODE_CONNECTOR_HDMIA); |
7d57382e EA |
1910 | drm_connector_helper_add(connector, &intel_hdmi_connector_helper_funcs); |
1911 | ||
c3febcc4 | 1912 | connector->interlace_allowed = 1; |
7d57382e | 1913 | connector->doublescan_allowed = 0; |
573e74ad | 1914 | connector->stereo_allowed = 1; |
66a9278e | 1915 | |
08d644ad DV |
1916 | switch (port) { |
1917 | case PORT_B: | |
4c272834 JN |
1918 | if (IS_BROXTON(dev_priv)) |
1919 | intel_hdmi->ddc_bus = GMBUS_PIN_1_BXT; | |
1920 | else | |
1921 | intel_hdmi->ddc_bus = GMBUS_PIN_DPB; | |
1d843f9d | 1922 | intel_encoder->hpd_pin = HPD_PORT_B; |
08d644ad DV |
1923 | break; |
1924 | case PORT_C: | |
4c272834 JN |
1925 | if (IS_BROXTON(dev_priv)) |
1926 | intel_hdmi->ddc_bus = GMBUS_PIN_2_BXT; | |
1927 | else | |
1928 | intel_hdmi->ddc_bus = GMBUS_PIN_DPC; | |
1d843f9d | 1929 | intel_encoder->hpd_pin = HPD_PORT_C; |
08d644ad DV |
1930 | break; |
1931 | case PORT_D: | |
4c272834 JN |
1932 | if (WARN_ON(IS_BROXTON(dev_priv))) |
1933 | intel_hdmi->ddc_bus = GMBUS_PIN_DISABLED; | |
1934 | else if (IS_CHERRYVIEW(dev_priv)) | |
988c7015 | 1935 | intel_hdmi->ddc_bus = GMBUS_PIN_DPD_CHV; |
c0c35329 | 1936 | else |
988c7015 | 1937 | intel_hdmi->ddc_bus = GMBUS_PIN_DPD; |
1d843f9d | 1938 | intel_encoder->hpd_pin = HPD_PORT_D; |
08d644ad DV |
1939 | break; |
1940 | case PORT_A: | |
1d843f9d | 1941 | intel_encoder->hpd_pin = HPD_PORT_A; |
08d644ad DV |
1942 | /* Internal port only for eDP. */ |
1943 | default: | |
6e4c1677 | 1944 | BUG(); |
f8aed700 | 1945 | } |
7d57382e | 1946 | |
7637bfdb | 1947 | if (IS_VALLEYVIEW(dev)) { |
90b107c8 | 1948 | intel_hdmi->write_infoframe = vlv_write_infoframe; |
687f4d06 | 1949 | intel_hdmi->set_infoframes = vlv_set_infoframes; |
e43823ec | 1950 | intel_hdmi->infoframe_enabled = vlv_infoframe_enabled; |
b98856a8 | 1951 | } else if (IS_G4X(dev)) { |
7637bfdb JB |
1952 | intel_hdmi->write_infoframe = g4x_write_infoframe; |
1953 | intel_hdmi->set_infoframes = g4x_set_infoframes; | |
e43823ec | 1954 | intel_hdmi->infoframe_enabled = g4x_infoframe_enabled; |
22b8bf17 | 1955 | } else if (HAS_DDI(dev)) { |
8c5f5f7c | 1956 | intel_hdmi->write_infoframe = hsw_write_infoframe; |
687f4d06 | 1957 | intel_hdmi->set_infoframes = hsw_set_infoframes; |
e43823ec | 1958 | intel_hdmi->infoframe_enabled = hsw_infoframe_enabled; |
fdf1250a PZ |
1959 | } else if (HAS_PCH_IBX(dev)) { |
1960 | intel_hdmi->write_infoframe = ibx_write_infoframe; | |
687f4d06 | 1961 | intel_hdmi->set_infoframes = ibx_set_infoframes; |
e43823ec | 1962 | intel_hdmi->infoframe_enabled = ibx_infoframe_enabled; |
fdf1250a PZ |
1963 | } else { |
1964 | intel_hdmi->write_infoframe = cpt_write_infoframe; | |
687f4d06 | 1965 | intel_hdmi->set_infoframes = cpt_set_infoframes; |
e43823ec | 1966 | intel_hdmi->infoframe_enabled = cpt_infoframe_enabled; |
64a8fc01 | 1967 | } |
45187ace | 1968 | |
affa9354 | 1969 | if (HAS_DDI(dev)) |
bcbc889b PZ |
1970 | intel_connector->get_hw_state = intel_ddi_connector_get_hw_state; |
1971 | else | |
1972 | intel_connector->get_hw_state = intel_connector_get_hw_state; | |
4932e2c3 | 1973 | intel_connector->unregister = intel_connector_unregister; |
b9cb234c PZ |
1974 | |
1975 | intel_hdmi_add_properties(intel_hdmi, connector); | |
1976 | ||
1977 | intel_connector_attach_encoder(intel_connector, intel_encoder); | |
34ea3d38 | 1978 | drm_connector_register(connector); |
b9cb234c PZ |
1979 | |
1980 | /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written | |
1981 | * 0xd. Failure to do so will result in spurious interrupts being | |
1982 | * generated on the port when a cable is not attached. | |
1983 | */ | |
1984 | if (IS_G4X(dev) && !IS_GM45(dev)) { | |
1985 | u32 temp = I915_READ(PEG_BAND_GAP_DATA); | |
1986 | I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd); | |
1987 | } | |
1988 | } | |
1989 | ||
b242b7f7 | 1990 | void intel_hdmi_init(struct drm_device *dev, int hdmi_reg, enum port port) |
b9cb234c PZ |
1991 | { |
1992 | struct intel_digital_port *intel_dig_port; | |
1993 | struct intel_encoder *intel_encoder; | |
b9cb234c PZ |
1994 | struct intel_connector *intel_connector; |
1995 | ||
b14c5679 | 1996 | intel_dig_port = kzalloc(sizeof(*intel_dig_port), GFP_KERNEL); |
b9cb234c PZ |
1997 | if (!intel_dig_port) |
1998 | return; | |
1999 | ||
08d9bc92 | 2000 | intel_connector = intel_connector_alloc(); |
b9cb234c PZ |
2001 | if (!intel_connector) { |
2002 | kfree(intel_dig_port); | |
2003 | return; | |
2004 | } | |
2005 | ||
2006 | intel_encoder = &intel_dig_port->base; | |
b9cb234c PZ |
2007 | |
2008 | drm_encoder_init(dev, &intel_encoder->base, &intel_hdmi_enc_funcs, | |
2009 | DRM_MODE_ENCODER_TMDS); | |
00c09d70 | 2010 | |
5bfe2ac0 | 2011 | intel_encoder->compute_config = intel_hdmi_compute_config; |
a4790cec VS |
2012 | if (HAS_PCH_SPLIT(dev)) { |
2013 | intel_encoder->disable = pch_disable_hdmi; | |
2014 | intel_encoder->post_disable = pch_post_disable_hdmi; | |
2015 | } else { | |
2016 | intel_encoder->disable = g4x_disable_hdmi; | |
2017 | } | |
00c09d70 | 2018 | intel_encoder->get_hw_state = intel_hdmi_get_hw_state; |
045ac3b5 | 2019 | intel_encoder->get_config = intel_hdmi_get_config; |
e4a1d846 | 2020 | if (IS_CHERRYVIEW(dev)) { |
9197c88b | 2021 | intel_encoder->pre_pll_enable = chv_hdmi_pre_pll_enable; |
e4a1d846 CML |
2022 | intel_encoder->pre_enable = chv_hdmi_pre_enable; |
2023 | intel_encoder->enable = vlv_enable_hdmi; | |
580d3811 | 2024 | intel_encoder->post_disable = chv_hdmi_post_disable; |
e4a1d846 | 2025 | } else if (IS_VALLEYVIEW(dev)) { |
9514ac6e CML |
2026 | intel_encoder->pre_pll_enable = vlv_hdmi_pre_pll_enable; |
2027 | intel_encoder->pre_enable = vlv_hdmi_pre_enable; | |
b76cf76b | 2028 | intel_encoder->enable = vlv_enable_hdmi; |
9514ac6e | 2029 | intel_encoder->post_disable = vlv_hdmi_post_disable; |
b76cf76b | 2030 | } else { |
13732ba7 | 2031 | intel_encoder->pre_enable = intel_hdmi_pre_enable; |
d1b1589c VS |
2032 | if (HAS_PCH_CPT(dev)) |
2033 | intel_encoder->enable = cpt_enable_hdmi; | |
bf868c7d VS |
2034 | else if (HAS_PCH_IBX(dev)) |
2035 | intel_encoder->enable = ibx_enable_hdmi; | |
d1b1589c | 2036 | else |
bf868c7d | 2037 | intel_encoder->enable = g4x_enable_hdmi; |
89b667f8 | 2038 | } |
5ab432ef | 2039 | |
b9cb234c | 2040 | intel_encoder->type = INTEL_OUTPUT_HDMI; |
882ec384 VS |
2041 | if (IS_CHERRYVIEW(dev)) { |
2042 | if (port == PORT_D) | |
2043 | intel_encoder->crtc_mask = 1 << 2; | |
2044 | else | |
2045 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1); | |
2046 | } else { | |
2047 | intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); | |
2048 | } | |
301ea74a | 2049 | intel_encoder->cloneable = 1 << INTEL_OUTPUT_ANALOG; |
c6f1495d VS |
2050 | /* |
2051 | * BSpec is unclear about HDMI+HDMI cloning on g4x, but it seems | |
2052 | * to work on real hardware. And since g4x can send infoframes to | |
2053 | * only one port anyway, nothing is lost by allowing it. | |
2054 | */ | |
2055 | if (IS_G4X(dev)) | |
2056 | intel_encoder->cloneable |= 1 << INTEL_OUTPUT_HDMI; | |
7d57382e | 2057 | |
174edf1f | 2058 | intel_dig_port->port = port; |
b242b7f7 | 2059 | intel_dig_port->hdmi.hdmi_reg = hdmi_reg; |
b9cb234c | 2060 | intel_dig_port->dp.output_reg = 0; |
55b7d6e8 | 2061 | |
b9cb234c | 2062 | intel_hdmi_init_connector(intel_dig_port, intel_connector); |
7d57382e | 2063 | } |