projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915: Squelch overzealous uncore reset WARN_ON
[linux-2.6-block.git] / drivers / gpu / drm / i915 / intel_dp.c
CommitLineData
a4fc5ed6
KP		 1/*
2 * Copyright © 2008 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Keith Packard <keithp@keithp.com>
25 *
26 */
27
28#include <linux/i2c.h>
5a0e3ad6 29#include <linux/slab.h>
2d1a8a48 30#include <linux/export.h>
01527b31
CT		 31#include <linux/notifier.h>
32#include <linux/reboot.h>
760285e7 33#include <drm/drmP.h>
c6f95f27 34#include <drm/drm_atomic_helper.h>
760285e7
DH		 35#include <drm/drm_crtc.h>
36#include <drm/drm_crtc_helper.h>
37#include <drm/drm_edid.h>
a4fc5ed6 38#include "intel_drv.h"
760285e7 39#include <drm/i915_drm.h>
a4fc5ed6 40#include "i915_drv.h"
a4fc5ed6 41
a4fc5ed6
KP		 42#define DP_LINK_CHECK_TIMEOUT (10 * 1000)
43
9dd4ffdf
CML		 44struct dp_link_dpll {
45 int link_bw;
46 struct dpll dpll;
47};
48
49static const struct dp_link_dpll gen4_dpll[] = {
50 { DP_LINK_BW_1_62,
51 { .p1 = 2, .p2 = 10, .n = 2, .m1 = 23, .m2 = 8 } },
52 { DP_LINK_BW_2_7,
53 { .p1 = 1, .p2 = 10, .n = 1, .m1 = 14, .m2 = 2 } }
54};
55
56static const struct dp_link_dpll pch_dpll[] = {
57 { DP_LINK_BW_1_62,
58 { .p1 = 2, .p2 = 10, .n = 1, .m1 = 12, .m2 = 9 } },
59 { DP_LINK_BW_2_7,
60 { .p1 = 1, .p2 = 10, .n = 2, .m1 = 14, .m2 = 8 } }
61};
62
65ce4bf5
CML		 63static const struct dp_link_dpll vlv_dpll[] = {
64 { DP_LINK_BW_1_62,
58f6e632 65 { .p1 = 3, .p2 = 2, .n = 5, .m1 = 3, .m2 = 81 } },
65ce4bf5
CML		 66 { DP_LINK_BW_2_7,
67 { .p1 = 2, .p2 = 2, .n = 1, .m1 = 2, .m2 = 27 } }
68};
69
ef9348c8
CML		 70/*
71 * CHV supports eDP 1.4 that have more link rates.
72 * Below only provides the fixed rate but exclude variable rate.
73 */
74static const struct dp_link_dpll chv_dpll[] = {
75 /*
76 * CHV requires to program fractional division for m2.
77 * m2 is stored in fixed point format using formula below
78 * (m2_int << 22) | m2_fraction
79 */
80 { DP_LINK_BW_1_62, /* m2_int = 32, m2_fraction = 1677722 */
81 { .p1 = 4, .p2 = 2, .n = 1, .m1 = 2, .m2 = 0x819999a } },
82 { DP_LINK_BW_2_7, /* m2_int = 27, m2_fraction = 0 */
83 { .p1 = 4, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 } },
84 { DP_LINK_BW_5_4, /* m2_int = 27, m2_fraction = 0 */
85 { .p1 = 2, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 } }
86};
87
cfcb0fc9
JB		 88/**
89 * is_edp - is the given port attached to an eDP panel (either CPU or PCH)
90 * @intel_dp: DP struct
91 *
92 * If a CPU or PCH DP output is attached to an eDP panel, this function
93 * will return true, and false otherwise.
94 */
95static bool is_edp(struct intel_dp *intel_dp)
96{
da63a9f2
PZ		 97 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
98
99 return intel_dig_port->base.type == INTEL_OUTPUT_EDP;
cfcb0fc9
JB		 100}
101
68b4d824 102static struct drm_device *intel_dp_to_dev(struct intel_dp *intel_dp)
cfcb0fc9 103{
68b4d824
ID		 104 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
105
106 return intel_dig_port->base.base.dev;
cfcb0fc9
JB		 107}
108
df0e9248
CW		 109static struct intel_dp *intel_attached_dp(struct drm_connector *connector)
110{
fa90ecef 111 return enc_to_intel_dp(&intel_attached_encoder(connector)->base);
df0e9248
CW		 112}
113
ea5b213a 114static void intel_dp_link_down(struct intel_dp *intel_dp);
1e0560e0 115static bool edp_panel_vdd_on(struct intel_dp *intel_dp);
4be73780 116static void edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync);
093e3f13 117static void vlv_init_panel_power_sequencer(struct intel_dp *intel_dp);
a8c3344e
VS		 118static void vlv_steal_power_sequencer(struct drm_device *dev,
119 enum pipe pipe);
a4fc5ed6 120
0e32b39c 121int
ea5b213a 122intel_dp_max_link_bw(struct intel_dp *intel_dp)
a4fc5ed6 123{
7183dc29 124 int max_link_bw = intel_dp->dpcd[DP_MAX_LINK_RATE];
06ea66b6 125 struct drm_device *dev = intel_dp->attached_connector->base.dev;
a4fc5ed6
KP		 126
127 switch (max_link_bw) {
128 case DP_LINK_BW_1_62:
129 case DP_LINK_BW_2_7:
130 break;
d4eead50 131 case DP_LINK_BW_5_4: /* 1.2 capable displays may advertise higher bw */
9bbfd20a
PZ		 132 if (((IS_HASWELL(dev) && !IS_HSW_ULX(dev)) ||
133 INTEL_INFO(dev)->gen >= 8) &&
06ea66b6
TP		 134 intel_dp->dpcd[DP_DPCD_REV] >= 0x12)
135 max_link_bw = DP_LINK_BW_5_4;
136 else
137 max_link_bw = DP_LINK_BW_2_7;
d4eead50 138 break;
a4fc5ed6 139 default:
d4eead50
ID		 140 WARN(1, "invalid max DP link bw val %x, using 1.62Gbps\n",
141 max_link_bw);
a4fc5ed6
KP		 142 max_link_bw = DP_LINK_BW_1_62;
143 break;
144 }
145 return max_link_bw;
146}
147
eeb6324d
PZ		 148static u8 intel_dp_max_lane_count(struct intel_dp *intel_dp)
149{
150 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
151 struct drm_device *dev = intel_dig_port->base.base.dev;
152 u8 source_max, sink_max;
153
154 source_max = 4;
155 if (HAS_DDI(dev) && intel_dig_port->port == PORT_A &&
156 (intel_dig_port->saved_port_bits & DDI_A_4_LANES) == 0)
157 source_max = 2;
158
159 sink_max = drm_dp_max_lane_count(intel_dp->dpcd);
160
161 return min(source_max, sink_max);
162}
163
cd9dde44
AJ		 164/*
165 * The units on the numbers in the next two are... bizarre. Examples will
166 * make it clearer; this one parallels an example in the eDP spec.
167 *
168 * intel_dp_max_data_rate for one lane of 2.7GHz evaluates as:
169 *
170 * 270000 * 1 * 8 / 10 == 216000
171 *
172 * The actual data capacity of that configuration is 2.16Gbit/s, so the
173 * units are decakilobits. ->clock in a drm_display_mode is in kilohertz -
174 * or equivalently, kilopixels per second - so for 1680x1050R it'd be
175 * 119000. At 18bpp that's 2142000 kilobits per second.
176 *
177 * Thus the strange-looking division by 10 in intel_dp_link_required, to
178 * get the result in decakilobits instead of kilobits.
179 */
180
a4fc5ed6 181static int
c898261c 182intel_dp_link_required(int pixel_clock, int bpp)
a4fc5ed6 183{
cd9dde44 184 return (pixel_clock * bpp + 9) / 10;
a4fc5ed6
KP		 185}
186
fe27d53e
DA		 187static int
188intel_dp_max_data_rate(int max_link_clock, int max_lanes)
189{
190 return (max_link_clock * max_lanes * 8) / 10;
191}
192
c19de8eb 193static enum drm_mode_status
a4fc5ed6
KP		 194intel_dp_mode_valid(struct drm_connector *connector,
195 struct drm_display_mode *mode)
196{
df0e9248 197 struct intel_dp *intel_dp = intel_attached_dp(connector);
dd06f90e
JN		 198 struct intel_connector *intel_connector = to_intel_connector(connector);
199 struct drm_display_mode *fixed_mode = intel_connector->panel.fixed_mode;
36008365
DV		 200 int target_clock = mode->clock;
201 int max_rate, mode_rate, max_lanes, max_link_clock;
a4fc5ed6 202
dd06f90e
JN		 203 if (is_edp(intel_dp) && fixed_mode) {
204 if (mode->hdisplay > fixed_mode->hdisplay)
7de56f43
ZY		 205 return MODE_PANEL;
206
dd06f90e 207 if (mode->vdisplay > fixed_mode->vdisplay)
7de56f43 208 return MODE_PANEL;
03afc4a2
DV		 209
210 target_clock = fixed_mode->clock;
7de56f43
ZY		 211 }
212
36008365 213 max_link_clock = drm_dp_bw_code_to_link_rate(intel_dp_max_link_bw(intel_dp));
eeb6324d 214 max_lanes = intel_dp_max_lane_count(intel_dp);
36008365
DV		 215
216 max_rate = intel_dp_max_data_rate(max_link_clock, max_lanes);
217 mode_rate = intel_dp_link_required(target_clock, 18);
218
219 if (mode_rate > max_rate)
c4867936 220 return MODE_CLOCK_HIGH;
a4fc5ed6
KP		 221
222 if (mode->clock < 10000)
223 return MODE_CLOCK_LOW;
224
0af78a2b
DV		 225 if (mode->flags & DRM_MODE_FLAG_DBLCLK)
226 return MODE_H_ILLEGAL;
227
a4fc5ed6
KP		 228 return MODE_OK;
229}
230
a4f1289e 231uint32_t intel_dp_pack_aux(const uint8_t *src, int src_bytes)
a4fc5ed6
KP		 232{
233 int i;
234 uint32_t v = 0;
235
236 if (src_bytes > 4)
237 src_bytes = 4;
238 for (i = 0; i < src_bytes; i++)
239 v |= ((uint32_t) src[i]) << ((3-i) * 8);
240 return v;
241}
242
a4f1289e 243void intel_dp_unpack_aux(uint32_t src, uint8_t *dst, int dst_bytes)
a4fc5ed6
KP		 244{
245 int i;
246 if (dst_bytes > 4)
247 dst_bytes = 4;
248 for (i = 0; i < dst_bytes; i++)
249 dst[i] = src >> ((3-i) * 8);
250}
251
fb0f8fbf
KP		 252/* hrawclock is 1/4 the FSB frequency */
253static int
254intel_hrawclk(struct drm_device *dev)
255{
256 struct drm_i915_private *dev_priv = dev->dev_private;
257 uint32_t clkcfg;
258
9473c8f4
VP		 259 /* There is no CLKCFG reg in Valleyview. VLV hrawclk is 200 MHz */
260 if (IS_VALLEYVIEW(dev))
261 return 200;
262
fb0f8fbf
KP		 263 clkcfg = I915_READ(CLKCFG);
264 switch (clkcfg & CLKCFG_FSB_MASK) {
265 case CLKCFG_FSB_400:
266 return 100;
267 case CLKCFG_FSB_533:
268 return 133;
269 case CLKCFG_FSB_667:
270 return 166;
271 case CLKCFG_FSB_800:
272 return 200;
273 case CLKCFG_FSB_1067:
274 return 266;
275 case CLKCFG_FSB_1333:
276 return 333;
277 /* these two are just a guess; one of them might be right */
278 case CLKCFG_FSB_1600:
279 case CLKCFG_FSB_1600_ALT:
280 return 400;
281 default:
282 return 133;
283 }
284}
285
bf13e81b
JN		 286static void
287intel_dp_init_panel_power_sequencer(struct drm_device *dev,
36b5f425 288 struct intel_dp *intel_dp);
bf13e81b
JN		 289static void
290intel_dp_init_panel_power_sequencer_registers(struct drm_device *dev,
36b5f425 291 struct intel_dp *intel_dp);
bf13e81b 292
773538e8
VS		 293static void pps_lock(struct intel_dp *intel_dp)
294{
295 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
296 struct intel_encoder *encoder = &intel_dig_port->base;
297 struct drm_device *dev = encoder->base.dev;
298 struct drm_i915_private *dev_priv = dev->dev_private;
299 enum intel_display_power_domain power_domain;
300
301 /*
302 * See vlv_power_sequencer_reset() why we need
303 * a power domain reference here.
304 */
305 power_domain = intel_display_port_power_domain(encoder);
306 intel_display_power_get(dev_priv, power_domain);
307
308 mutex_lock(&dev_priv->pps_mutex);
309}
310
311static void pps_unlock(struct intel_dp *intel_dp)
312{
313 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
314 struct intel_encoder *encoder = &intel_dig_port->base;
315 struct drm_device *dev = encoder->base.dev;
316 struct drm_i915_private *dev_priv = dev->dev_private;
317 enum intel_display_power_domain power_domain;
318
319 mutex_unlock(&dev_priv->pps_mutex);
320
321 power_domain = intel_display_port_power_domain(encoder);
322 intel_display_power_put(dev_priv, power_domain);
323}
324
961a0db0
VS		 325static void
326vlv_power_sequencer_kick(struct intel_dp *intel_dp)
327{
328 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
329 struct drm_device *dev = intel_dig_port->base.base.dev;
330 struct drm_i915_private *dev_priv = dev->dev_private;
331 enum pipe pipe = intel_dp->pps_pipe;
d288f65f 332 bool pll_enabled;
961a0db0
VS		 333 uint32_t DP;
334
335 if (WARN(I915_READ(intel_dp->output_reg) & DP_PORT_EN,
336 "skipping pipe %c power seqeuncer kick due to port %c being active\n",
337 pipe_name(pipe), port_name(intel_dig_port->port)))
338 return;
339
340 DRM_DEBUG_KMS("kicking pipe %c power sequencer for port %c\n",
341 pipe_name(pipe), port_name(intel_dig_port->port));
342
343 /* Preserve the BIOS-computed detected bit. This is
344 * supposed to be read-only.
345 */
346 DP = I915_READ(intel_dp->output_reg) & DP_DETECTED;
347 DP |= DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0;
348 DP |= DP_PORT_WIDTH(1);
349 DP |= DP_LINK_TRAIN_PAT_1;
350
351 if (IS_CHERRYVIEW(dev))
352 DP |= DP_PIPE_SELECT_CHV(pipe);
353 else if (pipe == PIPE_B)
354 DP |= DP_PIPEB_SELECT;
355
d288f65f
VS		 356 pll_enabled = I915_READ(DPLL(pipe)) & DPLL_VCO_ENABLE;
357
358 /*
359 * The DPLL for the pipe must be enabled for this to work.
360 * So enable temporarily it if it's not already enabled.
361 */
362 if (!pll_enabled)
363 vlv_force_pll_on(dev, pipe, IS_CHERRYVIEW(dev) ?
364 &chv_dpll[0].dpll : &vlv_dpll[0].dpll);
365
961a0db0
VS		 366 /*
367 * Similar magic as in intel_dp_enable_port().
368 * We _must_ do this port enable + disable trick
369 * to make this power seqeuencer lock onto the port.
370 * Otherwise even VDD force bit won't work.
371 */
372 I915_WRITE(intel_dp->output_reg, DP);
373 POSTING_READ(intel_dp->output_reg);
374
375 I915_WRITE(intel_dp->output_reg, DP | DP_PORT_EN);
376 POSTING_READ(intel_dp->output_reg);
377
378 I915_WRITE(intel_dp->output_reg, DP & ~DP_PORT_EN);
379 POSTING_READ(intel_dp->output_reg);
d288f65f
VS		 380
381 if (!pll_enabled)
382 vlv_force_pll_off(dev, pipe);
961a0db0
VS		 383}
384
bf13e81b
JN		 385static enum pipe
386vlv_power_sequencer_pipe(struct intel_dp *intel_dp)
387{
388 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
bf13e81b
JN		 389 struct drm_device *dev = intel_dig_port->base.base.dev;
390 struct drm_i915_private *dev_priv = dev->dev_private;
a4a5d2f8
VS		 391 struct intel_encoder *encoder;
392 unsigned int pipes = (1 << PIPE_A) | (1 << PIPE_B);
a8c3344e 393 enum pipe pipe;
bf13e81b 394
e39b999a 395 lockdep_assert_held(&dev_priv->pps_mutex);
bf13e81b 396
a8c3344e
VS		 397 /* We should never land here with regular DP ports */
398 WARN_ON(!is_edp(intel_dp));
399
a4a5d2f8
VS		 400 if (intel_dp->pps_pipe != INVALID_PIPE)
401 return intel_dp->pps_pipe;
402
403 /*
404 * We don't have power sequencer currently.
405 * Pick one that's not used by other ports.
406 */
407 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
408 base.head) {
409 struct intel_dp *tmp;
410
411 if (encoder->type != INTEL_OUTPUT_EDP)
412 continue;
413
414 tmp = enc_to_intel_dp(&encoder->base);
415
416 if (tmp->pps_pipe != INVALID_PIPE)
417 pipes &= ~(1 << tmp->pps_pipe);
418 }
419
420 /*
421 * Didn't find one. This should not happen since there
422 * are two power sequencers and up to two eDP ports.
423 */
424 if (WARN_ON(pipes == 0))
a8c3344e
VS		 425 pipe = PIPE_A;
426 else
427 pipe = ffs(pipes) - 1;
a4a5d2f8 428
a8c3344e
VS		 429 vlv_steal_power_sequencer(dev, pipe);
430 intel_dp->pps_pipe = pipe;
a4a5d2f8
VS		 431
432 DRM_DEBUG_KMS("picked pipe %c power sequencer for port %c\n",
433 pipe_name(intel_dp->pps_pipe),
434 port_name(intel_dig_port->port));
435
436 /* init power sequencer on this pipe and port */
36b5f425
VS		 437 intel_dp_init_panel_power_sequencer(dev, intel_dp);
438 intel_dp_init_panel_power_sequencer_registers(dev, intel_dp);
a4a5d2f8 439
961a0db0
VS		 440 /*
441 * Even vdd force doesn't work until we've made
442 * the power sequencer lock in on the port.
443 */
444 vlv_power_sequencer_kick(intel_dp);
a4a5d2f8
VS		 445
446 return intel_dp->pps_pipe;
447}
448
6491ab27
VS		 449typedef bool (*vlv_pipe_check)(struct drm_i915_private *dev_priv,
450 enum pipe pipe);
451
452static bool vlv_pipe_has_pp_on(struct drm_i915_private *dev_priv,
453 enum pipe pipe)
454{
455 return I915_READ(VLV_PIPE_PP_STATUS(pipe)) & PP_ON;
456}
457
458static bool vlv_pipe_has_vdd_on(struct drm_i915_private *dev_priv,
459 enum pipe pipe)
460{
461 return I915_READ(VLV_PIPE_PP_CONTROL(pipe)) & EDP_FORCE_VDD;
462}
463
464static bool vlv_pipe_any(struct drm_i915_private *dev_priv,
465 enum pipe pipe)
466{
467 return true;
468}
bf13e81b 469
a4a5d2f8 470static enum pipe
6491ab27
VS		 471vlv_initial_pps_pipe(struct drm_i915_private *dev_priv,
472 enum port port,
473 vlv_pipe_check pipe_check)
a4a5d2f8
VS		 474{
475 enum pipe pipe;
bf13e81b 476
bf13e81b
JN		 477 for (pipe = PIPE_A; pipe <= PIPE_B; pipe++) {
478 u32 port_sel = I915_READ(VLV_PIPE_PP_ON_DELAYS(pipe)) &
479 PANEL_PORT_SELECT_MASK;
a4a5d2f8
VS		 480
481 if (port_sel != PANEL_PORT_SELECT_VLV(port))
482 continue;
483
6491ab27
VS		 484 if (!pipe_check(dev_priv, pipe))
485 continue;
486
a4a5d2f8 487 return pipe;
bf13e81b
JN		 488 }
489
a4a5d2f8
VS		 490 return INVALID_PIPE;
491}
492
493static void
494vlv_initial_power_sequencer_setup(struct intel_dp *intel_dp)
495{
496 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
497 struct drm_device *dev = intel_dig_port->base.base.dev;
498 struct drm_i915_private *dev_priv = dev->dev_private;
a4a5d2f8
VS		 499 enum port port = intel_dig_port->port;
500
501 lockdep_assert_held(&dev_priv->pps_mutex);
502
503 /* try to find a pipe with this port selected */
6491ab27
VS		 504 /* first pick one where the panel is on */
505 intel_dp->pps_pipe = vlv_initial_pps_pipe(dev_priv, port,
506 vlv_pipe_has_pp_on);
507 /* didn't find one? pick one where vdd is on */
508 if (intel_dp->pps_pipe == INVALID_PIPE)
509 intel_dp->pps_pipe = vlv_initial_pps_pipe(dev_priv, port,
510 vlv_pipe_has_vdd_on);
511 /* didn't find one? pick one with just the correct port */
512 if (intel_dp->pps_pipe == INVALID_PIPE)
513 intel_dp->pps_pipe = vlv_initial_pps_pipe(dev_priv, port,
514 vlv_pipe_any);
a4a5d2f8
VS		 515
516 /* didn't find one? just let vlv_power_sequencer_pipe() pick one when needed */
517 if (intel_dp->pps_pipe == INVALID_PIPE) {
518 DRM_DEBUG_KMS("no initial power sequencer for port %c\n",
519 port_name(port));
520 return;
bf13e81b
JN		 521 }
522
a4a5d2f8
VS		 523 DRM_DEBUG_KMS("initial power sequencer for port %c: pipe %c\n",
524 port_name(port), pipe_name(intel_dp->pps_pipe));
525
36b5f425
VS		 526 intel_dp_init_panel_power_sequencer(dev, intel_dp);
527 intel_dp_init_panel_power_sequencer_registers(dev, intel_dp);
bf13e81b
JN		 528}
529
773538e8
VS		 530void vlv_power_sequencer_reset(struct drm_i915_private *dev_priv)
531{
532 struct drm_device *dev = dev_priv->dev;
533 struct intel_encoder *encoder;
534
535 if (WARN_ON(!IS_VALLEYVIEW(dev)))
536 return;
537
538 /*
539 * We can't grab pps_mutex here due to deadlock with power_domain
540 * mutex when power_domain functions are called while holding pps_mutex.
541 * That also means that in order to use pps_pipe the code needs to
542 * hold both a power domain reference and pps_mutex, and the power domain
543 * reference get/put must be done while _not_ holding pps_mutex.
544 * pps_{lock,unlock}() do these steps in the correct order, so one
545 * should use them always.
546 */
547
548 list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
549 struct intel_dp *intel_dp;
550
551 if (encoder->type != INTEL_OUTPUT_EDP)
552 continue;
553
554 intel_dp = enc_to_intel_dp(&encoder->base);
555 intel_dp->pps_pipe = INVALID_PIPE;
556 }
bf13e81b
JN		 557}
558
559static u32 _pp_ctrl_reg(struct intel_dp *intel_dp)
560{
561 struct drm_device *dev = intel_dp_to_dev(intel_dp);
562
563 if (HAS_PCH_SPLIT(dev))
564 return PCH_PP_CONTROL;
565 else
566 return VLV_PIPE_PP_CONTROL(vlv_power_sequencer_pipe(intel_dp));
567}
568
569static u32 _pp_stat_reg(struct intel_dp *intel_dp)
570{
571 struct drm_device *dev = intel_dp_to_dev(intel_dp);
572
573 if (HAS_PCH_SPLIT(dev))
574 return PCH_PP_STATUS;
575 else
576 return VLV_PIPE_PP_STATUS(vlv_power_sequencer_pipe(intel_dp));
577}
578
01527b31
CT		 579/* Reboot notifier handler to shutdown panel power to guarantee T12 timing
580 This function only applicable when panel PM state is not to be tracked */
581static int edp_notify_handler(struct notifier_block *this, unsigned long code,
582 void *unused)
583{
584 struct intel_dp *intel_dp = container_of(this, typeof(* intel_dp),
585 edp_notifier);
586 struct drm_device *dev = intel_dp_to_dev(intel_dp);
587 struct drm_i915_private *dev_priv = dev->dev_private;
588 u32 pp_div;
589 u32 pp_ctrl_reg, pp_div_reg;
01527b31
CT		 590
591 if (!is_edp(intel_dp) || code != SYS_RESTART)
592 return 0;
593
773538e8 594 pps_lock(intel_dp);
e39b999a 595
01527b31 596 if (IS_VALLEYVIEW(dev)) {
e39b999a
VS		 597 enum pipe pipe = vlv_power_sequencer_pipe(intel_dp);
598
01527b31
CT		 599 pp_ctrl_reg = VLV_PIPE_PP_CONTROL(pipe);
600 pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe);
601 pp_div = I915_READ(pp_div_reg);
602 pp_div &= PP_REFERENCE_DIVIDER_MASK;
603
604 /* 0x1F write to PP_DIV_REG sets max cycle delay */
605 I915_WRITE(pp_div_reg, pp_div | 0x1F);
606 I915_WRITE(pp_ctrl_reg, PANEL_UNLOCK_REGS | PANEL_POWER_OFF);
607 msleep(intel_dp->panel_power_cycle_delay);
608 }
609
773538e8 610 pps_unlock(intel_dp);
e39b999a 611
01527b31
CT		 612 return 0;
613}
614
4be73780 615static bool edp_have_panel_power(struct intel_dp *intel_dp)
ebf33b18 616{
30add22d 617 struct drm_device *dev = intel_dp_to_dev(intel_dp);
ebf33b18
KP		 618 struct drm_i915_private *dev_priv = dev->dev_private;
619
e39b999a
VS		 620 lockdep_assert_held(&dev_priv->pps_mutex);
621
9a42356b
VS		 622 if (IS_VALLEYVIEW(dev) &&
623 intel_dp->pps_pipe == INVALID_PIPE)
624 return false;
625
bf13e81b 626 return (I915_READ(_pp_stat_reg(intel_dp)) & PP_ON) != 0;
ebf33b18
KP		 627}
628
4be73780 629static bool edp_have_panel_vdd(struct intel_dp *intel_dp)
ebf33b18 630{
30add22d 631 struct drm_device *dev = intel_dp_to_dev(intel_dp);
ebf33b18
KP		 632 struct drm_i915_private *dev_priv = dev->dev_private;
633
e39b999a
VS		 634 lockdep_assert_held(&dev_priv->pps_mutex);
635
9a42356b
VS		 636 if (IS_VALLEYVIEW(dev) &&
637 intel_dp->pps_pipe == INVALID_PIPE)
638 return false;
639
773538e8 640 return I915_READ(_pp_ctrl_reg(intel_dp)) & EDP_FORCE_VDD;
ebf33b18
KP		 641}
642
9b984dae
KP		 643static void
644intel_dp_check_edp(struct intel_dp *intel_dp)
645{
30add22d 646 struct drm_device *dev = intel_dp_to_dev(intel_dp);
9b984dae 647 struct drm_i915_private *dev_priv = dev->dev_private;
ebf33b18 648
9b984dae
KP		 649 if (!is_edp(intel_dp))
650 return;
453c5420 651
4be73780 652 if (!edp_have_panel_power(intel_dp) && !edp_have_panel_vdd(intel_dp)) {
9b984dae
KP		 653 WARN(1, "eDP powered off while attempting aux channel communication.\n");
654 DRM_DEBUG_KMS("Status 0x%08x Control 0x%08x\n",
bf13e81b
JN		 655 I915_READ(_pp_stat_reg(intel_dp)),
656 I915_READ(_pp_ctrl_reg(intel_dp)));
9b984dae
KP		 657 }
658}
659
9ee32fea
DV		 660static uint32_t
661intel_dp_aux_wait_done(struct intel_dp *intel_dp, bool has_aux_irq)
662{
663 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
664 struct drm_device *dev = intel_dig_port->base.base.dev;
665 struct drm_i915_private *dev_priv = dev->dev_private;
9ed35ab1 666 uint32_t ch_ctl = intel_dp->aux_ch_ctl_reg;
9ee32fea
DV		 667 uint32_t status;
668 bool done;
669
ef04f00d 670#define C (((status = I915_READ_NOTRACE(ch_ctl)) & DP_AUX_CH_CTL_SEND_BUSY) == 0)
9ee32fea 671 if (has_aux_irq)
b18ac466 672 done = wait_event_timeout(dev_priv->gmbus_wait_queue, C,
3598706b 673 msecs_to_jiffies_timeout(10));
9ee32fea
DV		 674 else
675 done = wait_for_atomic(C, 10) == 0;
676 if (!done)
677 DRM_ERROR("dp aux hw did not signal timeout (has irq: %i)!\n",
678 has_aux_irq);
679#undef C
680
681 return status;
682}
683
ec5b01dd 684static uint32_t i9xx_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
a4fc5ed6 685{
174edf1f
PZ		 686 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
687 struct drm_device *dev = intel_dig_port->base.base.dev;
9ee32fea 688
ec5b01dd
DL		 689 /*
690 * The clock divider is based off the hrawclk, and would like to run at
691 * 2MHz. So, take the hrawclk value and divide by 2 and use that
a4fc5ed6 692 */
ec5b01dd
DL		 693 return index ? 0 : intel_hrawclk(dev) / 2;
694}
695
696static uint32_t ilk_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
697{
698 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
699 struct drm_device *dev = intel_dig_port->base.base.dev;
700
701 if (index)
702 return 0;
703
704 if (intel_dig_port->port == PORT_A) {
705 if (IS_GEN6(dev) || IS_GEN7(dev))
b84a1cf8 706 return 200; /* SNB & IVB eDP input clock at 400Mhz */
e3421a18 707 else
b84a1cf8 708 return 225; /* eDP input clock at 450Mhz */
ec5b01dd
DL		 709 } else {
710 return DIV_ROUND_UP(intel_pch_rawclk(dev), 2);
711 }
712}
713
714static uint32_t hsw_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
715{
716 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
717 struct drm_device *dev = intel_dig_port->base.base.dev;
718 struct drm_i915_private *dev_priv = dev->dev_private;
719
720 if (intel_dig_port->port == PORT_A) {
721 if (index)
722 return 0;
723 return DIV_ROUND_CLOSEST(intel_ddi_get_cdclk_freq(dev_priv), 2000);
2c55c336
JN		 724 } else if (dev_priv->pch_id == INTEL_PCH_LPT_DEVICE_ID_TYPE) {
725 /* Workaround for non-ULT HSW */
bc86625a
CW		 726 switch (index) {
727 case 0: return 63;
728 case 1: return 72;
729 default: return 0;
730 }
ec5b01dd 731 } else {
bc86625a 732 return index ? 0 : DIV_ROUND_UP(intel_pch_rawclk(dev), 2);
2c55c336 733 }
b84a1cf8
RV		 734}
735
ec5b01dd
DL		 736static uint32_t vlv_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
737{
738 return index ? 0 : 100;
739}
740
b6b5e383
DL		 741static uint32_t skl_get_aux_clock_divider(struct intel_dp *intel_dp, int index)
742{
743 /*
744 * SKL doesn't need us to program the AUX clock divider (Hardware will
745 * derive the clock from CDCLK automatically). We still implement the
746 * get_aux_clock_divider vfunc to plug-in into the existing code.
747 */
748 return index ? 0 : 1;
749}
750
5ed12a19
DL		 751static uint32_t i9xx_get_aux_send_ctl(struct intel_dp *intel_dp,
752 bool has_aux_irq,
753 int send_bytes,
754 uint32_t aux_clock_divider)
755{
756 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
757 struct drm_device *dev = intel_dig_port->base.base.dev;
758 uint32_t precharge, timeout;
759
760 if (IS_GEN6(dev))
761 precharge = 3;
762 else
763 precharge = 5;
764
765 if (IS_BROADWELL(dev) && intel_dp->aux_ch_ctl_reg == DPA_AUX_CH_CTL)
766 timeout = DP_AUX_CH_CTL_TIME_OUT_600us;
767 else
768 timeout = DP_AUX_CH_CTL_TIME_OUT_400us;
769
770 return DP_AUX_CH_CTL_SEND_BUSY |
788d4433 771 DP_AUX_CH_CTL_DONE |
5ed12a19 772 (has_aux_irq ? DP_AUX_CH_CTL_INTERRUPT : 0) |
788d4433 773 DP_AUX_CH_CTL_TIME_OUT_ERROR |
5ed12a19 774 timeout |
788d4433 775 DP_AUX_CH_CTL_RECEIVE_ERROR |
5ed12a19
DL		 776 (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) |
777 (precharge << DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT) |
788d4433 778 (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT);
5ed12a19
DL		 779}
780
b9ca5fad
DL		 781static uint32_t skl_get_aux_send_ctl(struct intel_dp *intel_dp,
782 bool has_aux_irq,
783 int send_bytes,
784 uint32_t unused)
785{
786 return DP_AUX_CH_CTL_SEND_BUSY |
787 DP_AUX_CH_CTL_DONE |
788 (has_aux_irq ? DP_AUX_CH_CTL_INTERRUPT : 0) |
789 DP_AUX_CH_CTL_TIME_OUT_ERROR |
790 DP_AUX_CH_CTL_TIME_OUT_1600us |
791 DP_AUX_CH_CTL_RECEIVE_ERROR |
792 (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) |
793 DP_AUX_CH_CTL_SYNC_PULSE_SKL(32);
794}
795
b84a1cf8
RV		 796static int
797intel_dp_aux_ch(struct intel_dp *intel_dp,
bd9f74a5 798 const uint8_t *send, int send_bytes,
b84a1cf8
RV		 799 uint8_t *recv, int recv_size)
800{
801 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
802 struct drm_device *dev = intel_dig_port->base.base.dev;
803 struct drm_i915_private *dev_priv = dev->dev_private;
804 uint32_t ch_ctl = intel_dp->aux_ch_ctl_reg;
805 uint32_t ch_data = ch_ctl + 4;
bc86625a 806 uint32_t aux_clock_divider;
b84a1cf8
RV		 807 int i, ret, recv_bytes;
808 uint32_t status;
5ed12a19 809 int try, clock = 0;
4e6b788c 810 bool has_aux_irq = HAS_AUX_IRQ(dev);
884f19e9
JN		 811 bool vdd;
812
773538e8 813 pps_lock(intel_dp);
e39b999a 814
72c3500a
VS		 815 /*
816 * We will be called with VDD already enabled for dpcd/edid/oui reads.
817 * In such cases we want to leave VDD enabled and it's up to upper layers
818 * to turn it off. But for eg. i2c-dev access we need to turn it on/off
819 * ourselves.
820 */
1e0560e0 821 vdd = edp_panel_vdd_on(intel_dp);
b84a1cf8
RV		 822
823 /* dp aux is extremely sensitive to irq latency, hence request the
824 * lowest possible wakeup latency and so prevent the cpu from going into
825 * deep sleep states.
826 */
827 pm_qos_update_request(&dev_priv->pm_qos, 0);
828
829 intel_dp_check_edp(intel_dp);
5eb08b69 830
c67a470b
PZ		 831 intel_aux_display_runtime_get(dev_priv);
832
11bee43e
JB		 833 /* Try to wait for any previous AUX channel activity */
834 for (try = 0; try < 3; try++) {
ef04f00d 835 status = I915_READ_NOTRACE(ch_ctl);
11bee43e
JB		 836 if ((status & DP_AUX_CH_CTL_SEND_BUSY) == 0)
837 break;
838 msleep(1);
839 }
840
841 if (try == 3) {
842 WARN(1, "dp_aux_ch not started status 0x%08x\n",
843 I915_READ(ch_ctl));
9ee32fea
DV		 844 ret = -EBUSY;
845 goto out;
4f7f7b7e
CW		 846 }
847
46a5ae9f
PZ		 848 /* Only 5 data registers! */
849 if (WARN_ON(send_bytes > 20 || recv_size > 20)) {
850 ret = -E2BIG;
851 goto out;
852 }
853
ec5b01dd 854 while ((aux_clock_divider = intel_dp->get_aux_clock_divider(intel_dp, clock++))) {
153b1100
DL		 855 u32 send_ctl = intel_dp->get_aux_send_ctl(intel_dp,
856 has_aux_irq,
857 send_bytes,
858 aux_clock_divider);
5ed12a19 859
bc86625a
CW		 860 /* Must try at least 3 times according to DP spec */
861 for (try = 0; try < 5; try++) {
862 /* Load the send data into the aux channel data registers */
863 for (i = 0; i < send_bytes; i += 4)
864 I915_WRITE(ch_data + i,
a4f1289e
RV		 865 intel_dp_pack_aux(send + i,
866 send_bytes - i));
bc86625a
CW		 867
868 /* Send the command and wait for it to complete */
5ed12a19 869 I915_WRITE(ch_ctl, send_ctl);
bc86625a
CW		 870
871 status = intel_dp_aux_wait_done(intel_dp, has_aux_irq);
872
873 /* Clear done status and any errors */
874 I915_WRITE(ch_ctl,
875 status |
876 DP_AUX_CH_CTL_DONE |
877 DP_AUX_CH_CTL_TIME_OUT_ERROR |
878 DP_AUX_CH_CTL_RECEIVE_ERROR);
879
880 if (status & (DP_AUX_CH_CTL_TIME_OUT_ERROR |
881 DP_AUX_CH_CTL_RECEIVE_ERROR))
882 continue;
883 if (status & DP_AUX_CH_CTL_DONE)
884 break;
885 }
4f7f7b7e 886 if (status & DP_AUX_CH_CTL_DONE)
a4fc5ed6
KP		 887 break;
888 }
889
a4fc5ed6 890 if ((status & DP_AUX_CH_CTL_DONE) == 0) {
1ae8c0a5 891 DRM_ERROR("dp_aux_ch not done status 0x%08x\n", status);
9ee32fea
DV		 892 ret = -EBUSY;
893 goto out;
a4fc5ed6
KP		 894 }
895
896 /* Check for timeout or receive error.
897 * Timeouts occur when the sink is not connected
898 */
a5b3da54 899 if (status & DP_AUX_CH_CTL_RECEIVE_ERROR) {
1ae8c0a5 900 DRM_ERROR("dp_aux_ch receive error status 0x%08x\n", status);
9ee32fea
DV		 901 ret = -EIO;
902 goto out;
a5b3da54 903 }
1ae8c0a5
KP		 904
905 /* Timeouts occur when the device isn't connected, so they're
906 * "normal" -- don't fill the kernel log with these */
a5b3da54 907 if (status & DP_AUX_CH_CTL_TIME_OUT_ERROR) {
28c97730 908 DRM_DEBUG_KMS("dp_aux_ch timeout status 0x%08x\n", status);
9ee32fea
DV		 909 ret = -ETIMEDOUT;
910 goto out;
a4fc5ed6
KP		 911 }
912
913 /* Unload any bytes sent back from the other side */
914 recv_bytes = ((status & DP_AUX_CH_CTL_MESSAGE_SIZE_MASK) >>
915 DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT);
a4fc5ed6
KP		 916 if (recv_bytes > recv_size)
917 recv_bytes = recv_size;
0206e353 918
4f7f7b7e 919 for (i = 0; i < recv_bytes; i += 4)
a4f1289e
RV		 920 intel_dp_unpack_aux(I915_READ(ch_data + i),
921 recv + i, recv_bytes - i);
a4fc5ed6 922
9ee32fea
DV		 923 ret = recv_bytes;
924out:
925 pm_qos_update_request(&dev_priv->pm_qos, PM_QOS_DEFAULT_VALUE);
c67a470b 926 intel_aux_display_runtime_put(dev_priv);
9ee32fea 927
884f19e9
JN		 928 if (vdd)
929 edp_panel_vdd_off(intel_dp, false);
930
773538e8 931 pps_unlock(intel_dp);
e39b999a 932
9ee32fea 933 return ret;
a4fc5ed6
KP		 934}
935
a6c8aff0
JN		 936#define BARE_ADDRESS_SIZE 3
937#define HEADER_SIZE (BARE_ADDRESS_SIZE + 1)
9d1a1031
JN		 938static ssize_t
939intel_dp_aux_transfer(struct drm_dp_aux *aux, struct drm_dp_aux_msg *msg)
a4fc5ed6 940{
9d1a1031
JN		 941 struct intel_dp *intel_dp = container_of(aux, struct intel_dp, aux);
942 uint8_t txbuf[20], rxbuf[20];
943 size_t txsize, rxsize;
a4fc5ed6 944 int ret;
a4fc5ed6 945
9d1a1031
JN		 946 txbuf[0] = msg->request << 4;
947 txbuf[1] = msg->address >> 8;
948 txbuf[2] = msg->address & 0xff;
949 txbuf[3] = msg->size - 1;
46a5ae9f 950
9d1a1031
JN		 951 switch (msg->request & ~DP_AUX_I2C_MOT) {
952 case DP_AUX_NATIVE_WRITE:
953 case DP_AUX_I2C_WRITE:
a6c8aff0 954 txsize = msg->size ? HEADER_SIZE + msg->size : BARE_ADDRESS_SIZE;
9d1a1031 955 rxsize = 1;
f51a44b9 956
9d1a1031
JN		 957 if (WARN_ON(txsize > 20))
958 return -E2BIG;
a4fc5ed6 959
9d1a1031 960 memcpy(txbuf + HEADER_SIZE, msg->buffer, msg->size);
a4fc5ed6 961
9d1a1031
JN		 962 ret = intel_dp_aux_ch(intel_dp, txbuf, txsize, rxbuf, rxsize);
963 if (ret > 0) {
964 msg->reply = rxbuf[0] >> 4;
a4fc5ed6 965
9d1a1031
JN		 966 /* Return payload size. */
967 ret = msg->size;
968 }
969 break;
46a5ae9f 970
9d1a1031
JN		 971 case DP_AUX_NATIVE_READ:
972 case DP_AUX_I2C_READ:
a6c8aff0 973 txsize = msg->size ? HEADER_SIZE : BARE_ADDRESS_SIZE;
9d1a1031 974 rxsize = msg->size + 1;
a4fc5ed6 975
9d1a1031
JN		 976 if (WARN_ON(rxsize > 20))
977 return -E2BIG;
a4fc5ed6 978
9d1a1031
JN		 979 ret = intel_dp_aux_ch(intel_dp, txbuf, txsize, rxbuf, rxsize);
980 if (ret > 0) {
981 msg->reply = rxbuf[0] >> 4;
982 /*
983 * Assume happy day, and copy the data. The caller is
984 * expected to check msg->reply before touching it.
985 *
986 * Return payload size.
987 */
988 ret--;
989 memcpy(msg->buffer, rxbuf + 1, ret);
a4fc5ed6 990 }
9d1a1031
JN		 991 break;
992
993 default:
994 ret = -EINVAL;
995 break;
a4fc5ed6 996 }
f51a44b9 997
9d1a1031 998 return ret;
a4fc5ed6
KP		 999}
1000
9d1a1031
JN		 1001static void
1002intel_dp_aux_init(struct intel_dp *intel_dp, struct intel_connector *connector)
1003{
1004 struct drm_device *dev = intel_dp_to_dev(intel_dp);
33ad6626
JN		 1005 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1006 enum port port = intel_dig_port->port;
0b99836f 1007 const char *name = NULL;
ab2c0672
DA		 1008 int ret;
1009
33ad6626
JN		 1010 switch (port) {
1011 case PORT_A:
1012 intel_dp->aux_ch_ctl_reg = DPA_AUX_CH_CTL;
0b99836f 1013 name = "DPDDC-A";
ab2c0672 1014 break;
33ad6626
JN		 1015 case PORT_B:
1016 intel_dp->aux_ch_ctl_reg = PCH_DPB_AUX_CH_CTL;
0b99836f 1017 name = "DPDDC-B";
ab2c0672 1018 break;
33ad6626
JN		 1019 case PORT_C:
1020 intel_dp->aux_ch_ctl_reg = PCH_DPC_AUX_CH_CTL;
0b99836f 1021 name = "DPDDC-C";
ab2c0672 1022 break;
33ad6626
JN		 1023 case PORT_D:
1024 intel_dp->aux_ch_ctl_reg = PCH_DPD_AUX_CH_CTL;
0b99836f 1025 name = "DPDDC-D";
33ad6626
JN		 1026 break;
1027 default:
1028 BUG();
ab2c0672
DA		 1029 }
1030
1b1aad75
DL		 1031 /*
1032 * The AUX_CTL register is usually DP_CTL + 0x10.
1033 *
1034 * On Haswell and Broadwell though:
1035 * - Both port A DDI_BUF_CTL and DDI_AUX_CTL are on the CPU
1036 * - Port B/C/D AUX channels are on the PCH, DDI_BUF_CTL on the CPU
1037 *
1038 * Skylake moves AUX_CTL back next to DDI_BUF_CTL, on the CPU.
1039 */
1040 if (!IS_HASWELL(dev) && !IS_BROADWELL(dev))
33ad6626 1041 intel_dp->aux_ch_ctl_reg = intel_dp->output_reg + 0x10;
8316f337 1042
0b99836f 1043 intel_dp->aux.name = name;
9d1a1031
JN		 1044 intel_dp->aux.dev = dev->dev;
1045 intel_dp->aux.transfer = intel_dp_aux_transfer;
8316f337 1046
0b99836f
JN		 1047 DRM_DEBUG_KMS("registering %s bus for %s\n", name,
1048 connector->base.kdev->kobj.name);
8316f337 1049
4f71d0cb 1050 ret = drm_dp_aux_register(&intel_dp->aux);
0b99836f 1051 if (ret < 0) {
4f71d0cb 1052 DRM_ERROR("drm_dp_aux_register() for %s failed (%d)\n",
0b99836f
JN		 1053 name, ret);
1054 return;
ab2c0672 1055 }
8a5e6aeb 1056
0b99836f
JN		 1057 ret = sysfs_create_link(&connector->base.kdev->kobj,
1058 &intel_dp->aux.ddc.dev.kobj,
1059 intel_dp->aux.ddc.dev.kobj.name);
1060 if (ret < 0) {
1061 DRM_ERROR("sysfs_create_link() for %s failed (%d)\n", name, ret);
4f71d0cb 1062 drm_dp_aux_unregister(&intel_dp->aux);
ab2c0672 1063 }
a4fc5ed6
KP		 1064}
1065
80f65de3
ID		 1066static void
1067intel_dp_connector_unregister(struct intel_connector *intel_connector)
1068{
1069 struct intel_dp *intel_dp = intel_attached_dp(&intel_connector->base);
1070
0e32b39c
DA		 1071 if (!intel_connector->mst_port)
1072 sysfs_remove_link(&intel_connector->base.kdev->kobj,
1073 intel_dp->aux.ddc.dev.kobj.name);
80f65de3
ID		 1074 intel_connector_unregister(intel_connector);
1075}
1076
5416d871 1077static void
5cec258b 1078skl_edp_set_pll_config(struct intel_crtc_state *pipe_config, int link_bw)
5416d871
DL		 1079{
1080 u32 ctrl1;
1081
1082 pipe_config->ddi_pll_sel = SKL_DPLL0;
1083 pipe_config->dpll_hw_state.cfgcr1 = 0;
1084 pipe_config->dpll_hw_state.cfgcr2 = 0;
1085
1086 ctrl1 = DPLL_CTRL1_OVERRIDE(SKL_DPLL0);
1087 switch (link_bw) {
1088 case DP_LINK_BW_1_62:
1089 ctrl1 |= DPLL_CRTL1_LINK_RATE(DPLL_CRTL1_LINK_RATE_810,
1090 SKL_DPLL0);
1091 break;
1092 case DP_LINK_BW_2_7:
1093 ctrl1 |= DPLL_CRTL1_LINK_RATE(DPLL_CRTL1_LINK_RATE_1350,
1094 SKL_DPLL0);
1095 break;
1096 case DP_LINK_BW_5_4:
1097 ctrl1 |= DPLL_CRTL1_LINK_RATE(DPLL_CRTL1_LINK_RATE_2700,
1098 SKL_DPLL0);
1099 break;
1100 }
1101 pipe_config->dpll_hw_state.ctrl1 = ctrl1;
1102}
1103
0e50338c 1104static void
5cec258b 1105hsw_dp_set_ddi_pll_sel(struct intel_crtc_state *pipe_config, int link_bw)
0e50338c
DV		 1106{
1107 switch (link_bw) {
1108 case DP_LINK_BW_1_62:
1109 pipe_config->ddi_pll_sel = PORT_CLK_SEL_LCPLL_810;
1110 break;
1111 case DP_LINK_BW_2_7:
1112 pipe_config->ddi_pll_sel = PORT_CLK_SEL_LCPLL_1350;
1113 break;
1114 case DP_LINK_BW_5_4:
1115 pipe_config->ddi_pll_sel = PORT_CLK_SEL_LCPLL_2700;
1116 break;
1117 }
1118}
1119
c6bb3538
DV		 1120static void
1121intel_dp_set_clock(struct intel_encoder *encoder,
5cec258b 1122 struct intel_crtc_state *pipe_config, int link_bw)
c6bb3538
DV		 1123{
1124 struct drm_device *dev = encoder->base.dev;
9dd4ffdf
CML		 1125 const struct dp_link_dpll *divisor = NULL;
1126 int i, count = 0;
c6bb3538
DV		 1127
1128 if (IS_G4X(dev)) {
9dd4ffdf
CML		 1129 divisor = gen4_dpll;
1130 count = ARRAY_SIZE(gen4_dpll);
c6bb3538 1131 } else if (HAS_PCH_SPLIT(dev)) {
9dd4ffdf
CML		 1132 divisor = pch_dpll;
1133 count = ARRAY_SIZE(pch_dpll);
ef9348c8
CML		 1134 } else if (IS_CHERRYVIEW(dev)) {
1135 divisor = chv_dpll;
1136 count = ARRAY_SIZE(chv_dpll);
c6bb3538 1137 } else if (IS_VALLEYVIEW(dev)) {
65ce4bf5
CML		 1138 divisor = vlv_dpll;
1139 count = ARRAY_SIZE(vlv_dpll);
c6bb3538 1140 }
9dd4ffdf
CML		 1141
1142 if (divisor && count) {
1143 for (i = 0; i < count; i++) {
1144 if (link_bw == divisor[i].link_bw) {
1145 pipe_config->dpll = divisor[i].dpll;
1146 pipe_config->clock_set = true;
1147 break;
1148 }
1149 }
c6bb3538
DV		 1150 }
1151}
1152
00c09d70 1153bool
5bfe2ac0 1154intel_dp_compute_config(struct intel_encoder *encoder,
5cec258b 1155 struct intel_crtc_state *pipe_config)
a4fc5ed6 1156{
5bfe2ac0 1157 struct drm_device *dev = encoder->base.dev;
36008365 1158 struct drm_i915_private *dev_priv = dev->dev_private;
2d112de7 1159 struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
5bfe2ac0 1160 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
bc7d38a4 1161 enum port port = dp_to_dig_port(intel_dp)->port;
2dd24552 1162 struct intel_crtc *intel_crtc = encoder->new_crtc;
dd06f90e 1163 struct intel_connector *intel_connector = intel_dp->attached_connector;
a4fc5ed6 1164 int lane_count, clock;
56071a20 1165 int min_lane_count = 1;
eeb6324d 1166 int max_lane_count = intel_dp_max_lane_count(intel_dp);
06ea66b6 1167 /* Conveniently, the link BW constants become indices with a shift...*/
56071a20 1168 int min_clock = 0;
06ea66b6 1169 int max_clock = intel_dp_max_link_bw(intel_dp) >> 3;
083f9560 1170 int bpp, mode_rate;
06ea66b6 1171 static int bws[] = { DP_LINK_BW_1_62, DP_LINK_BW_2_7, DP_LINK_BW_5_4 };
ff9a6750 1172 int link_avail, link_clock;
a4fc5ed6 1173
bc7d38a4 1174 if (HAS_PCH_SPLIT(dev) && !HAS_DDI(dev) && port != PORT_A)
5bfe2ac0
DV		 1175 pipe_config->has_pch_encoder = true;
1176
03afc4a2 1177 pipe_config->has_dp_encoder = true;
f769cd24 1178 pipe_config->has_drrs = false;
9ed109a7 1179 pipe_config->has_audio = intel_dp->has_audio;
a4fc5ed6 1180
dd06f90e
JN		 1181 if (is_edp(intel_dp) && intel_connector->panel.fixed_mode) {
1182 intel_fixed_panel_mode(intel_connector->panel.fixed_mode,
1183 adjusted_mode);
2dd24552
JB		 1184 if (!HAS_PCH_SPLIT(dev))
1185 intel_gmch_panel_fitting(intel_crtc, pipe_config,
1186 intel_connector->panel.fitting_mode);
1187 else
b074cec8
JB		 1188 intel_pch_panel_fitting(intel_crtc, pipe_config,
1189 intel_connector->panel.fitting_mode);
0d3a1bee
ZY		 1190 }
1191
cb1793ce 1192 if (adjusted_mode->flags & DRM_MODE_FLAG_DBLCLK)
0af78a2b
DV		 1193 return false;
1194
083f9560
DV		 1195 DRM_DEBUG_KMS("DP link computation with max lane count %i "
1196 "max bw %02x pixel clock %iKHz\n",
241bfc38
DL		 1197 max_lane_count, bws[max_clock],
1198 adjusted_mode->crtc_clock);
083f9560 1199
36008365
DV		 1200 /* Walk through all bpp values. Luckily they're all nicely spaced with 2
1201 * bpc in between. */
3e7ca985 1202 bpp = pipe_config->pipe_bpp;
56071a20
JN		 1203 if (is_edp(intel_dp)) {
1204 if (dev_priv->vbt.edp_bpp && dev_priv->vbt.edp_bpp < bpp) {
1205 DRM_DEBUG_KMS("clamping bpp for eDP panel to BIOS-provided %i\n",
1206 dev_priv->vbt.edp_bpp);
1207 bpp = dev_priv->vbt.edp_bpp;
1208 }
1209
344c5bbc
JN		 1210 /*
1211 * Use the maximum clock and number of lanes the eDP panel
1212 * advertizes being capable of. The panels are generally
1213 * designed to support only a single clock and lane
1214 * configuration, and typically these values correspond to the
1215 * native resolution of the panel.
1216 */
1217 min_lane_count = max_lane_count;
1218 min_clock = max_clock;
7984211e 1219 }
657445fe 1220
36008365 1221 for (; bpp >= 6*3; bpp -= 2*3) {
241bfc38
DL		 1222 mode_rate = intel_dp_link_required(adjusted_mode->crtc_clock,
1223 bpp);
36008365 1224
c6930992
DA		 1225 for (clock = min_clock; clock <= max_clock; clock++) {
1226 for (lane_count = min_lane_count; lane_count <= max_lane_count; lane_count <<= 1) {
36008365
DV		 1227 link_clock = drm_dp_bw_code_to_link_rate(bws[clock]);
1228 link_avail = intel_dp_max_data_rate(link_clock,
1229 lane_count);
1230
1231 if (mode_rate <= link_avail) {
1232 goto found;
1233 }
1234 }
1235 }
1236 }
c4867936 1237
36008365 1238 return false;
3685a8f3 1239
36008365 1240found:
55bc60db
VS		 1241 if (intel_dp->color_range_auto) {
1242 /*
1243 * See:
1244 * CEA-861-E - 5.1 Default Encoding Parameters
1245 * VESA DisplayPort Ver.1.2a - 5.1.1.1 Video Colorimetry
1246 */
18316c8c 1247 if (bpp != 18 && drm_match_cea_mode(adjusted_mode) > 1)
55bc60db
VS		 1248 intel_dp->color_range = DP_COLOR_RANGE_16_235;
1249 else
1250 intel_dp->color_range = 0;
1251 }
1252
3685a8f3 1253 if (intel_dp->color_range)
50f3b016 1254 pipe_config->limited_color_range = true;
a4fc5ed6 1255
36008365
DV		 1256 intel_dp->link_bw = bws[clock];
1257 intel_dp->lane_count = lane_count;
657445fe 1258 pipe_config->pipe_bpp = bpp;
ff9a6750 1259 pipe_config->port_clock = drm_dp_bw_code_to_link_rate(intel_dp->link_bw);
a4fc5ed6 1260
36008365
DV		 1261 DRM_DEBUG_KMS("DP link bw %02x lane count %d clock %d bpp %d\n",
1262 intel_dp->link_bw, intel_dp->lane_count,
ff9a6750 1263 pipe_config->port_clock, bpp);
36008365
DV		 1264 DRM_DEBUG_KMS("DP link bw required %i available %i\n",
1265 mode_rate, link_avail);
a4fc5ed6 1266
03afc4a2 1267 intel_link_compute_m_n(bpp, lane_count,
241bfc38
DL		 1268 adjusted_mode->crtc_clock,
1269 pipe_config->port_clock,
03afc4a2 1270 &pipe_config->dp_m_n);
9d1a455b 1271
439d7ac0 1272 if (intel_connector->panel.downclock_mode != NULL &&
96178eeb 1273 dev_priv->drrs.type == SEAMLESS_DRRS_SUPPORT) {
f769cd24 1274 pipe_config->has_drrs = true;
439d7ac0
PB		 1275 intel_link_compute_m_n(bpp, lane_count,
1276 intel_connector->panel.downclock_mode->clock,
1277 pipe_config->port_clock,
1278 &pipe_config->dp_m2_n2);
1279 }
1280
5416d871
DL		 1281 if (IS_SKYLAKE(dev) && is_edp(intel_dp))
1282 skl_edp_set_pll_config(pipe_config, intel_dp->link_bw);
1283 else if (IS_HASWELL(dev) || IS_BROADWELL(dev))
0e50338c
DV		 1284 hsw_dp_set_ddi_pll_sel(pipe_config, intel_dp->link_bw);
1285 else
1286 intel_dp_set_clock(encoder, pipe_config, intel_dp->link_bw);
c6bb3538 1287
03afc4a2 1288 return true;
a4fc5ed6
KP		 1289}
1290
7c62a164 1291static void ironlake_set_pll_cpu_edp(struct intel_dp *intel_dp)
ea9b6006 1292{
7c62a164
DV		 1293 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
1294 struct intel_crtc *crtc = to_intel_crtc(dig_port->base.base.crtc);
1295 struct drm_device *dev = crtc->base.dev;
ea9b6006
DV		 1296 struct drm_i915_private *dev_priv = dev->dev_private;
1297 u32 dpa_ctl;
1298
6e3c9717
ACO		 1299 DRM_DEBUG_KMS("eDP PLL enable for clock %d\n",
1300 crtc->config->port_clock);
ea9b6006
DV		 1301 dpa_ctl = I915_READ(DP_A);
1302 dpa_ctl &= ~DP_PLL_FREQ_MASK;
1303
6e3c9717 1304 if (crtc->config->port_clock == 162000) {
1ce17038
DV		 1305 /* For a long time we've carried around a ILK-DevA w/a for the
1306 * 160MHz clock. If we're really unlucky, it's still required.
1307 */
1308 DRM_DEBUG_KMS("160MHz cpu eDP clock, might need ilk devA w/a\n");
ea9b6006 1309 dpa_ctl |= DP_PLL_FREQ_160MHZ;
7c62a164 1310 intel_dp->DP |= DP_PLL_FREQ_160MHZ;
ea9b6006
DV		 1311 } else {
1312 dpa_ctl |= DP_PLL_FREQ_270MHZ;
7c62a164 1313 intel_dp->DP |= DP_PLL_FREQ_270MHZ;
ea9b6006 1314 }
1ce17038 1315
ea9b6006
DV		 1316 I915_WRITE(DP_A, dpa_ctl);
1317
1318 POSTING_READ(DP_A);
1319 udelay(500);
1320}
1321
8ac33ed3 1322static void intel_dp_prepare(struct intel_encoder *encoder)
a4fc5ed6 1323{
b934223d 1324 struct drm_device *dev = encoder->base.dev;
417e822d 1325 struct drm_i915_private *dev_priv = dev->dev_private;
b934223d 1326 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
bc7d38a4 1327 enum port port = dp_to_dig_port(intel_dp)->port;
b934223d 1328 struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
6e3c9717 1329 struct drm_display_mode *adjusted_mode = &crtc->config->base.adjusted_mode;
a4fc5ed6 1330
417e822d 1331 /*
1a2eb460 1332 * There are four kinds of DP registers:
417e822d
KP		 1333 *
1334 * IBX PCH
1a2eb460
KP		 1335 * SNB CPU
1336 * IVB CPU
417e822d
KP		 1337 * CPT PCH
1338 *
1339 * IBX PCH and CPU are the same for almost everything,
1340 * except that the CPU DP PLL is configured in this
1341 * register
1342 *
1343 * CPT PCH is quite different, having many bits moved
1344 * to the TRANS_DP_CTL register instead. That
1345 * configuration happens (oddly) in ironlake_pch_enable
1346 */
9c9e7927 1347
417e822d
KP		 1348 /* Preserve the BIOS-computed detected bit. This is
1349 * supposed to be read-only.
1350 */
1351 intel_dp->DP = I915_READ(intel_dp->output_reg) & DP_DETECTED;
a4fc5ed6 1352
417e822d 1353 /* Handle DP bits in common between all three register formats */
417e822d 1354 intel_dp->DP |= DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0;
17aa6be9 1355 intel_dp->DP |= DP_PORT_WIDTH(intel_dp->lane_count);
a4fc5ed6 1356
6e3c9717 1357 if (crtc->config->has_audio)
ea5b213a 1358 intel_dp->DP |= DP_AUDIO_OUTPUT_ENABLE;
247d89f6 1359
417e822d 1360 /* Split out the IBX/CPU vs CPT settings */
32f9d658 1361
bc7d38a4 1362 if (port == PORT_A && IS_GEN7(dev) && !IS_VALLEYVIEW(dev)) {
1a2eb460
KP		 1363 if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
1364 intel_dp->DP |= DP_SYNC_HS_HIGH;
1365 if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
1366 intel_dp->DP |= DP_SYNC_VS_HIGH;
1367 intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT;
1368
6aba5b6c 1369 if (drm_dp_enhanced_frame_cap(intel_dp->dpcd))
1a2eb460
KP		 1370 intel_dp->DP |= DP_ENHANCED_FRAMING;
1371
7c62a164 1372 intel_dp->DP |= crtc->pipe << 29;
bc7d38a4 1373 } else if (!HAS_PCH_CPT(dev) || port == PORT_A) {
b2634017 1374 if (!HAS_PCH_SPLIT(dev) && !IS_VALLEYVIEW(dev))
3685a8f3 1375 intel_dp->DP |= intel_dp->color_range;
417e822d
KP		 1376
1377 if (adjusted_mode->flags & DRM_MODE_FLAG_PHSYNC)
1378 intel_dp->DP |= DP_SYNC_HS_HIGH;
1379 if (adjusted_mode->flags & DRM_MODE_FLAG_PVSYNC)
1380 intel_dp->DP |= DP_SYNC_VS_HIGH;
1381 intel_dp->DP |= DP_LINK_TRAIN_OFF;
1382
6aba5b6c 1383 if (drm_dp_enhanced_frame_cap(intel_dp->dpcd))
417e822d
KP		 1384 intel_dp->DP |= DP_ENHANCED_FRAMING;
1385
44f37d1f
CML		 1386 if (!IS_CHERRYVIEW(dev)) {
1387 if (crtc->pipe == 1)
1388 intel_dp->DP |= DP_PIPEB_SELECT;
1389 } else {
1390 intel_dp->DP |= DP_PIPE_SELECT_CHV(crtc->pipe);
1391 }
417e822d
KP		 1392 } else {
1393 intel_dp->DP |= DP_LINK_TRAIN_OFF_CPT;
32f9d658 1394 }
a4fc5ed6
KP		 1395}
1396
ffd6749d
PZ		 1397#define IDLE_ON_MASK (PP_ON | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_STATE_MASK)
1398#define IDLE_ON_VALUE (PP_ON | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_ON_IDLE)
99ea7127 1399
1a5ef5b7
PZ		 1400#define IDLE_OFF_MASK (PP_ON | PP_SEQUENCE_MASK | 0 | 0)
1401#define IDLE_OFF_VALUE (0 | PP_SEQUENCE_NONE | 0 | 0)
99ea7127 1402
ffd6749d
PZ		 1403#define IDLE_CYCLE_MASK (PP_ON | PP_SEQUENCE_MASK | PP_CYCLE_DELAY_ACTIVE | PP_SEQUENCE_STATE_MASK)
1404#define IDLE_CYCLE_VALUE (0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_OFF_IDLE)
99ea7127 1405
4be73780 1406static void wait_panel_status(struct intel_dp *intel_dp,
99ea7127
KP		 1407 u32 mask,
1408 u32 value)
bd943159 1409{
30add22d 1410 struct drm_device *dev = intel_dp_to_dev(intel_dp);
99ea7127 1411 struct drm_i915_private *dev_priv = dev->dev_private;
453c5420
JB		 1412 u32 pp_stat_reg, pp_ctrl_reg;
1413
e39b999a
VS		 1414 lockdep_assert_held(&dev_priv->pps_mutex);
1415
bf13e81b
JN		 1416 pp_stat_reg = _pp_stat_reg(intel_dp);
1417 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
32ce697c 1418
99ea7127 1419 DRM_DEBUG_KMS("mask %08x value %08x status %08x control %08x\n",
453c5420
JB		 1420 mask, value,
1421 I915_READ(pp_stat_reg),
1422 I915_READ(pp_ctrl_reg));
32ce697c 1423
453c5420 1424 if (_wait_for((I915_READ(pp_stat_reg) & mask) == value, 5000, 10)) {
99ea7127 1425 DRM_ERROR("Panel status timeout: status %08x control %08x\n",
453c5420
JB		 1426 I915_READ(pp_stat_reg),
1427 I915_READ(pp_ctrl_reg));
32ce697c 1428 }
54c136d4
CW		 1429
1430 DRM_DEBUG_KMS("Wait complete\n");
99ea7127 1431}
32ce697c 1432
4be73780 1433static void wait_panel_on(struct intel_dp *intel_dp)
99ea7127
KP		 1434{
1435 DRM_DEBUG_KMS("Wait for panel power on\n");
4be73780 1436 wait_panel_status(intel_dp, IDLE_ON_MASK, IDLE_ON_VALUE);
bd943159
KP		 1437}
1438
4be73780 1439static void wait_panel_off(struct intel_dp *intel_dp)
99ea7127
KP		 1440{
1441 DRM_DEBUG_KMS("Wait for panel power off time\n");
4be73780 1442 wait_panel_status(intel_dp, IDLE_OFF_MASK, IDLE_OFF_VALUE);
99ea7127
KP		 1443}
1444
4be73780 1445static void wait_panel_power_cycle(struct intel_dp *intel_dp)
99ea7127
KP		 1446{
1447 DRM_DEBUG_KMS("Wait for panel power cycle\n");
dce56b3c
PZ		 1448
1449 /* When we disable the VDD override bit last we have to do the manual
1450 * wait. */
1451 wait_remaining_ms_from_jiffies(intel_dp->last_power_cycle,
1452 intel_dp->panel_power_cycle_delay);
1453
4be73780 1454 wait_panel_status(intel_dp, IDLE_CYCLE_MASK, IDLE_CYCLE_VALUE);
99ea7127
KP		 1455}
1456
4be73780 1457static void wait_backlight_on(struct intel_dp *intel_dp)
dce56b3c
PZ		 1458{
1459 wait_remaining_ms_from_jiffies(intel_dp->last_power_on,
1460 intel_dp->backlight_on_delay);
1461}
1462
4be73780 1463static void edp_wait_backlight_off(struct intel_dp *intel_dp)
dce56b3c
PZ		 1464{
1465 wait_remaining_ms_from_jiffies(intel_dp->last_backlight_off,
1466 intel_dp->backlight_off_delay);
1467}
99ea7127 1468
832dd3c1
KP		 1469/* Read the current pp_control value, unlocking the register if it
1470 * is locked
1471 */
1472
453c5420 1473static u32 ironlake_get_pp_control(struct intel_dp *intel_dp)
832dd3c1 1474{
453c5420
JB		 1475 struct drm_device *dev = intel_dp_to_dev(intel_dp);
1476 struct drm_i915_private *dev_priv = dev->dev_private;
1477 u32 control;
832dd3c1 1478
e39b999a
VS		 1479 lockdep_assert_held(&dev_priv->pps_mutex);
1480
bf13e81b 1481 control = I915_READ(_pp_ctrl_reg(intel_dp));
832dd3c1
KP		 1482 control &= ~PANEL_UNLOCK_MASK;
1483 control |= PANEL_UNLOCK_REGS;
1484 return control;
bd943159
KP		 1485}
1486
951468f3
VS		 1487/*
1488 * Must be paired with edp_panel_vdd_off().
1489 * Must hold pps_mutex around the whole on/off sequence.
1490 * Can be nested with intel_edp_panel_vdd_{on,off}() calls.
1491 */
1e0560e0 1492static bool edp_panel_vdd_on(struct intel_dp *intel_dp)
5d613501 1493{
30add22d 1494 struct drm_device *dev = intel_dp_to_dev(intel_dp);
4e6e1a54
ID		 1495 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1496 struct intel_encoder *intel_encoder = &intel_dig_port->base;
5d613501 1497 struct drm_i915_private *dev_priv = dev->dev_private;
4e6e1a54 1498 enum intel_display_power_domain power_domain;
5d613501 1499 u32 pp;
453c5420 1500 u32 pp_stat_reg, pp_ctrl_reg;
adddaaf4 1501 bool need_to_disable = !intel_dp->want_panel_vdd;
5d613501 1502
e39b999a
VS		 1503 lockdep_assert_held(&dev_priv->pps_mutex);
1504
97af61f5 1505 if (!is_edp(intel_dp))
adddaaf4 1506 return false;
bd943159 1507
2c623c11 1508 cancel_delayed_work(&intel_dp->panel_vdd_work);
bd943159 1509 intel_dp->want_panel_vdd = true;
99ea7127 1510
4be73780 1511 if (edp_have_panel_vdd(intel_dp))
adddaaf4 1512 return need_to_disable;
b0665d57 1513
4e6e1a54
ID		 1514 power_domain = intel_display_port_power_domain(intel_encoder);
1515 intel_display_power_get(dev_priv, power_domain);
e9cb81a2 1516
3936fcf4
VS		 1517 DRM_DEBUG_KMS("Turning eDP port %c VDD on\n",
1518 port_name(intel_dig_port->port));
bd943159 1519
4be73780
DV		 1520 if (!edp_have_panel_power(intel_dp))
1521 wait_panel_power_cycle(intel_dp);
99ea7127 1522
453c5420 1523 pp = ironlake_get_pp_control(intel_dp);
5d613501 1524 pp |= EDP_FORCE_VDD;
ebf33b18 1525
bf13e81b
JN		 1526 pp_stat_reg = _pp_stat_reg(intel_dp);
1527 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
453c5420
JB		 1528
1529 I915_WRITE(pp_ctrl_reg, pp);
1530 POSTING_READ(pp_ctrl_reg);
1531 DRM_DEBUG_KMS("PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n",
1532 I915_READ(pp_stat_reg), I915_READ(pp_ctrl_reg));
ebf33b18
KP		 1533 /*
1534 * If the panel wasn't on, delay before accessing aux channel
1535 */
4be73780 1536 if (!edp_have_panel_power(intel_dp)) {
3936fcf4
VS		 1537 DRM_DEBUG_KMS("eDP port %c panel power wasn't enabled\n",
1538 port_name(intel_dig_port->port));
f01eca2e 1539 msleep(intel_dp->panel_power_up_delay);
f01eca2e 1540 }
adddaaf4
JN		 1541
1542 return need_to_disable;
1543}
1544
951468f3
VS		 1545/*
1546 * Must be paired with intel_edp_panel_vdd_off() or
1547 * intel_edp_panel_off().
1548 * Nested calls to these functions are not allowed since
1549 * we drop the lock. Caller must use some higher level
1550 * locking to prevent nested calls from other threads.
1551 */
b80d6c78 1552void intel_edp_panel_vdd_on(struct intel_dp *intel_dp)
adddaaf4 1553{
c695b6b6 1554 bool vdd;
adddaaf4 1555
c695b6b6
VS		 1556 if (!is_edp(intel_dp))
1557 return;
1558
773538e8 1559 pps_lock(intel_dp);
c695b6b6 1560 vdd = edp_panel_vdd_on(intel_dp);
773538e8 1561 pps_unlock(intel_dp);
c695b6b6 1562
e2c719b7 1563 I915_STATE_WARN(!vdd, "eDP port %c VDD already requested on\n",
3936fcf4 1564 port_name(dp_to_dig_port(intel_dp)->port));
5d613501
JB		 1565}
1566
4be73780 1567static void edp_panel_vdd_off_sync(struct intel_dp *intel_dp)
5d613501 1568{
30add22d 1569 struct drm_device *dev = intel_dp_to_dev(intel_dp);
5d613501 1570 struct drm_i915_private *dev_priv = dev->dev_private;
be2c9196
VS		 1571 struct intel_digital_port *intel_dig_port =
1572 dp_to_dig_port(intel_dp);
1573 struct intel_encoder *intel_encoder = &intel_dig_port->base;
1574 enum intel_display_power_domain power_domain;
5d613501 1575 u32 pp;
453c5420 1576 u32 pp_stat_reg, pp_ctrl_reg;
5d613501 1577
e39b999a 1578 lockdep_assert_held(&dev_priv->pps_mutex);
a0e99e68 1579
15e899a0 1580 WARN_ON(intel_dp->want_panel_vdd);
4e6e1a54 1581
15e899a0 1582 if (!edp_have_panel_vdd(intel_dp))
be2c9196 1583 return;
b0665d57 1584
3936fcf4
VS		 1585 DRM_DEBUG_KMS("Turning eDP port %c VDD off\n",
1586 port_name(intel_dig_port->port));
bd943159 1587
be2c9196
VS		 1588 pp = ironlake_get_pp_control(intel_dp);
1589 pp &= ~EDP_FORCE_VDD;
453c5420 1590
be2c9196
VS		 1591 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
1592 pp_stat_reg = _pp_stat_reg(intel_dp);
99ea7127 1593
be2c9196
VS		 1594 I915_WRITE(pp_ctrl_reg, pp);
1595 POSTING_READ(pp_ctrl_reg);
90791a5c 1596
be2c9196
VS		 1597 /* Make sure sequencer is idle before allowing subsequent activity */
1598 DRM_DEBUG_KMS("PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n",
1599 I915_READ(pp_stat_reg), I915_READ(pp_ctrl_reg));
e9cb81a2 1600
be2c9196
VS		 1601 if ((pp & POWER_TARGET_ON) == 0)
1602 intel_dp->last_power_cycle = jiffies;
e9cb81a2 1603
be2c9196
VS		 1604 power_domain = intel_display_port_power_domain(intel_encoder);
1605 intel_display_power_put(dev_priv, power_domain);
bd943159 1606}
5d613501 1607
4be73780 1608static void edp_panel_vdd_work(struct work_struct *__work)
bd943159
KP		 1609{
1610 struct intel_dp *intel_dp = container_of(to_delayed_work(__work),
1611 struct intel_dp, panel_vdd_work);
bd943159 1612
773538e8 1613 pps_lock(intel_dp);
15e899a0
VS		 1614 if (!intel_dp->want_panel_vdd)
1615 edp_panel_vdd_off_sync(intel_dp);
773538e8 1616 pps_unlock(intel_dp);
bd943159
KP		 1617}
1618
aba86890
ID		 1619static void edp_panel_vdd_schedule_off(struct intel_dp *intel_dp)
1620{
1621 unsigned long delay;
1622
1623 /*
1624 * Queue the timer to fire a long time from now (relative to the power
1625 * down delay) to keep the panel power up across a sequence of
1626 * operations.
1627 */
1628 delay = msecs_to_jiffies(intel_dp->panel_power_cycle_delay * 5);
1629 schedule_delayed_work(&intel_dp->panel_vdd_work, delay);
1630}
1631
951468f3
VS		 1632/*
1633 * Must be paired with edp_panel_vdd_on().
1634 * Must hold pps_mutex around the whole on/off sequence.
1635 * Can be nested with intel_edp_panel_vdd_{on,off}() calls.
1636 */
4be73780 1637static void edp_panel_vdd_off(struct intel_dp *intel_dp, bool sync)
bd943159 1638{
e39b999a
VS		 1639 struct drm_i915_private *dev_priv =
1640 intel_dp_to_dev(intel_dp)->dev_private;
1641
1642 lockdep_assert_held(&dev_priv->pps_mutex);
1643
97af61f5
KP		 1644 if (!is_edp(intel_dp))
1645 return;
5d613501 1646
e2c719b7 1647 I915_STATE_WARN(!intel_dp->want_panel_vdd, "eDP port %c VDD not forced on",
3936fcf4 1648 port_name(dp_to_dig_port(intel_dp)->port));
f2e8b18a 1649
bd943159
KP		 1650 intel_dp->want_panel_vdd = false;
1651
aba86890 1652 if (sync)
4be73780 1653 edp_panel_vdd_off_sync(intel_dp);
aba86890
ID		 1654 else
1655 edp_panel_vdd_schedule_off(intel_dp);
5d613501
JB		 1656}
1657
9f0fb5be 1658static void edp_panel_on(struct intel_dp *intel_dp)
9934c132 1659{
30add22d 1660 struct drm_device *dev = intel_dp_to_dev(intel_dp);
9934c132 1661 struct drm_i915_private *dev_priv = dev->dev_private;
99ea7127 1662 u32 pp;
453c5420 1663 u32 pp_ctrl_reg;
9934c132 1664
9f0fb5be
VS		 1665 lockdep_assert_held(&dev_priv->pps_mutex);
1666
97af61f5 1667 if (!is_edp(intel_dp))
bd943159 1668 return;
99ea7127 1669
3936fcf4
VS		 1670 DRM_DEBUG_KMS("Turn eDP port %c panel power on\n",
1671 port_name(dp_to_dig_port(intel_dp)->port));
e39b999a 1672
e7a89ace
VS		 1673 if (WARN(edp_have_panel_power(intel_dp),
1674 "eDP port %c panel power already on\n",
1675 port_name(dp_to_dig_port(intel_dp)->port)))
9f0fb5be 1676 return;
9934c132 1677
4be73780 1678 wait_panel_power_cycle(intel_dp);
37c6c9b0 1679
bf13e81b 1680 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
453c5420 1681 pp = ironlake_get_pp_control(intel_dp);
05ce1a49
KP		 1682 if (IS_GEN5(dev)) {
1683 /* ILK workaround: disable reset around power sequence */
1684 pp &= ~PANEL_POWER_RESET;
bf13e81b
JN		 1685 I915_WRITE(pp_ctrl_reg, pp);
1686 POSTING_READ(pp_ctrl_reg);
05ce1a49 1687 }
37c6c9b0 1688
1c0ae80a 1689 pp |= POWER_TARGET_ON;
99ea7127
KP		 1690 if (!IS_GEN5(dev))
1691 pp |= PANEL_POWER_RESET;
1692
453c5420
JB		 1693 I915_WRITE(pp_ctrl_reg, pp);
1694 POSTING_READ(pp_ctrl_reg);
9934c132 1695
4be73780 1696 wait_panel_on(intel_dp);
dce56b3c 1697 intel_dp->last_power_on = jiffies;
9934c132 1698
05ce1a49
KP		 1699 if (IS_GEN5(dev)) {
1700 pp |= PANEL_POWER_RESET; /* restore panel reset bit */
bf13e81b
JN		 1701 I915_WRITE(pp_ctrl_reg, pp);
1702 POSTING_READ(pp_ctrl_reg);
05ce1a49 1703 }
9f0fb5be 1704}
e39b999a 1705
9f0fb5be
VS		 1706void intel_edp_panel_on(struct intel_dp *intel_dp)
1707{
1708 if (!is_edp(intel_dp))
1709 return;
1710
1711 pps_lock(intel_dp);
1712 edp_panel_on(intel_dp);
773538e8 1713 pps_unlock(intel_dp);
9934c132
JB		 1714}
1715
9f0fb5be
VS		 1716
1717static void edp_panel_off(struct intel_dp *intel_dp)
9934c132 1718{
4e6e1a54
ID		 1719 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1720 struct intel_encoder *intel_encoder = &intel_dig_port->base;
30add22d 1721 struct drm_device *dev = intel_dp_to_dev(intel_dp);
9934c132 1722 struct drm_i915_private *dev_priv = dev->dev_private;
4e6e1a54 1723 enum intel_display_power_domain power_domain;
99ea7127 1724 u32 pp;
453c5420 1725 u32 pp_ctrl_reg;
9934c132 1726
9f0fb5be
VS		 1727 lockdep_assert_held(&dev_priv->pps_mutex);
1728
97af61f5
KP		 1729 if (!is_edp(intel_dp))
1730 return;
37c6c9b0 1731
3936fcf4
VS		 1732 DRM_DEBUG_KMS("Turn eDP port %c panel power off\n",
1733 port_name(dp_to_dig_port(intel_dp)->port));
37c6c9b0 1734
3936fcf4
VS		 1735 WARN(!intel_dp->want_panel_vdd, "Need eDP port %c VDD to turn off panel\n",
1736 port_name(dp_to_dig_port(intel_dp)->port));
24f3e092 1737
453c5420 1738 pp = ironlake_get_pp_control(intel_dp);
35a38556
DV		 1739 /* We need to switch off panel power _and_ force vdd, for otherwise some
1740 * panels get very unhappy and cease to work. */
b3064154
PJ		 1741 pp &= ~(POWER_TARGET_ON | PANEL_POWER_RESET | EDP_FORCE_VDD |
1742 EDP_BLC_ENABLE);
453c5420 1743
bf13e81b 1744 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
453c5420 1745
849e39f5
PZ		 1746 intel_dp->want_panel_vdd = false;
1747
453c5420
JB		 1748 I915_WRITE(pp_ctrl_reg, pp);
1749 POSTING_READ(pp_ctrl_reg);
9934c132 1750
dce56b3c 1751 intel_dp->last_power_cycle = jiffies;
4be73780 1752 wait_panel_off(intel_dp);
849e39f5
PZ		 1753
1754 /* We got a reference when we enabled the VDD. */
4e6e1a54
ID		 1755 power_domain = intel_display_port_power_domain(intel_encoder);
1756 intel_display_power_put(dev_priv, power_domain);
9f0fb5be 1757}
e39b999a 1758
9f0fb5be
VS		 1759void intel_edp_panel_off(struct intel_dp *intel_dp)
1760{
1761 if (!is_edp(intel_dp))
1762 return;
e39b999a 1763
9f0fb5be
VS		 1764 pps_lock(intel_dp);
1765 edp_panel_off(intel_dp);
773538e8 1766 pps_unlock(intel_dp);
9934c132
JB		 1767}
1768
1250d107
JN		 1769/* Enable backlight in the panel power control. */
1770static void _intel_edp_backlight_on(struct intel_dp *intel_dp)
32f9d658 1771{
da63a9f2
PZ		 1772 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1773 struct drm_device *dev = intel_dig_port->base.base.dev;
32f9d658
ZW		 1774 struct drm_i915_private *dev_priv = dev->dev_private;
1775 u32 pp;
453c5420 1776 u32 pp_ctrl_reg;
32f9d658 1777
01cb9ea6
JB		 1778 /*
1779 * If we enable the backlight right away following a panel power
1780 * on, we may see slight flicker as the panel syncs with the eDP
1781 * link. So delay a bit to make sure the image is solid before
1782 * allowing it to appear.
1783 */
4be73780 1784 wait_backlight_on(intel_dp);
e39b999a 1785
773538e8 1786 pps_lock(intel_dp);
e39b999a 1787
453c5420 1788 pp = ironlake_get_pp_control(intel_dp);
32f9d658 1789 pp |= EDP_BLC_ENABLE;
453c5420 1790
bf13e81b 1791 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
453c5420
JB		 1792
1793 I915_WRITE(pp_ctrl_reg, pp);
1794 POSTING_READ(pp_ctrl_reg);
e39b999a 1795
773538e8 1796 pps_unlock(intel_dp);
32f9d658
ZW		 1797}
1798
1250d107
JN		 1799/* Enable backlight PWM and backlight PP control. */
1800void intel_edp_backlight_on(struct intel_dp *intel_dp)
1801{
1802 if (!is_edp(intel_dp))
1803 return;
1804
1805 DRM_DEBUG_KMS("\n");
1806
1807 intel_panel_enable_backlight(intel_dp->attached_connector);
1808 _intel_edp_backlight_on(intel_dp);
1809}
1810
1811/* Disable backlight in the panel power control. */
1812static void _intel_edp_backlight_off(struct intel_dp *intel_dp)
32f9d658 1813{
30add22d 1814 struct drm_device *dev = intel_dp_to_dev(intel_dp);
32f9d658
ZW		 1815 struct drm_i915_private *dev_priv = dev->dev_private;
1816 u32 pp;
453c5420 1817 u32 pp_ctrl_reg;
32f9d658 1818
f01eca2e
KP		 1819 if (!is_edp(intel_dp))
1820 return;
1821
773538e8 1822 pps_lock(intel_dp);
e39b999a 1823
453c5420 1824 pp = ironlake_get_pp_control(intel_dp);
32f9d658 1825 pp &= ~EDP_BLC_ENABLE;
453c5420 1826
bf13e81b 1827 pp_ctrl_reg = _pp_ctrl_reg(intel_dp);
453c5420
JB		 1828
1829 I915_WRITE(pp_ctrl_reg, pp);
1830 POSTING_READ(pp_ctrl_reg);
f7d2323c 1831
773538e8 1832 pps_unlock(intel_dp);
e39b999a
VS		 1833
1834 intel_dp->last_backlight_off = jiffies;
f7d2323c 1835 edp_wait_backlight_off(intel_dp);
1250d107 1836}
f7d2323c 1837
1250d107
JN		 1838/* Disable backlight PP control and backlight PWM. */
1839void intel_edp_backlight_off(struct intel_dp *intel_dp)
1840{
1841 if (!is_edp(intel_dp))
1842 return;
1843
1844 DRM_DEBUG_KMS("\n");
f7d2323c 1845
1250d107 1846 _intel_edp_backlight_off(intel_dp);
f7d2323c 1847 intel_panel_disable_backlight(intel_dp->attached_connector);
32f9d658 1848}
a4fc5ed6 1849
73580fb7
JN		 1850/*
1851 * Hook for controlling the panel power control backlight through the bl_power
1852 * sysfs attribute. Take care to handle multiple calls.
1853 */
1854static void intel_edp_backlight_power(struct intel_connector *connector,
1855 bool enable)
1856{
1857 struct intel_dp *intel_dp = intel_attached_dp(&connector->base);
e39b999a
VS		 1858 bool is_enabled;
1859
773538e8 1860 pps_lock(intel_dp);
e39b999a 1861 is_enabled = ironlake_get_pp_control(intel_dp) & EDP_BLC_ENABLE;
773538e8 1862 pps_unlock(intel_dp);
73580fb7
JN		 1863
1864 if (is_enabled == enable)
1865 return;
1866
23ba9373
JN		 1867 DRM_DEBUG_KMS("panel power control backlight %s\n",
1868 enable ? "enable" : "disable");
73580fb7
JN		 1869
1870 if (enable)
1871 _intel_edp_backlight_on(intel_dp);
1872 else
1873 _intel_edp_backlight_off(intel_dp);
1874}
1875
2bd2ad64 1876static void ironlake_edp_pll_on(struct intel_dp *intel_dp)
d240f20f 1877{
da63a9f2
PZ		 1878 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1879 struct drm_crtc *crtc = intel_dig_port->base.base.crtc;
1880 struct drm_device *dev = crtc->dev;
d240f20f
JB		 1881 struct drm_i915_private *dev_priv = dev->dev_private;
1882 u32 dpa_ctl;
1883
2bd2ad64
DV		 1884 assert_pipe_disabled(dev_priv,
1885 to_intel_crtc(crtc)->pipe);
1886
d240f20f
JB		 1887 DRM_DEBUG_KMS("\n");
1888 dpa_ctl = I915_READ(DP_A);
0767935e
DV		 1889 WARN(dpa_ctl & DP_PLL_ENABLE, "dp pll on, should be off\n");
1890 WARN(dpa_ctl & DP_PORT_EN, "dp port still on, should be off\n");
1891
1892 /* We don't adjust intel_dp->DP while tearing down the link, to
1893 * facilitate link retraining (e.g. after hotplug). Hence clear all
1894 * enable bits here to ensure that we don't enable too much. */
1895 intel_dp->DP &= ~(DP_PORT_EN | DP_AUDIO_OUTPUT_ENABLE);
1896 intel_dp->DP |= DP_PLL_ENABLE;
1897 I915_WRITE(DP_A, intel_dp->DP);
298b0b39
JB		 1898 POSTING_READ(DP_A);
1899 udelay(200);
d240f20f
JB		 1900}
1901
2bd2ad64 1902static void ironlake_edp_pll_off(struct intel_dp *intel_dp)
d240f20f 1903{
da63a9f2
PZ		 1904 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
1905 struct drm_crtc *crtc = intel_dig_port->base.base.crtc;
1906 struct drm_device *dev = crtc->dev;
d240f20f
JB		 1907 struct drm_i915_private *dev_priv = dev->dev_private;
1908 u32 dpa_ctl;
1909
2bd2ad64
DV		 1910 assert_pipe_disabled(dev_priv,
1911 to_intel_crtc(crtc)->pipe);
1912
d240f20f 1913 dpa_ctl = I915_READ(DP_A);
0767935e
DV		 1914 WARN((dpa_ctl & DP_PLL_ENABLE) == 0,
1915 "dp pll off, should be on\n");
1916 WARN(dpa_ctl & DP_PORT_EN, "dp port still on, should be off\n");
1917
1918 /* We can't rely on the value tracked for the DP register in
1919 * intel_dp->DP because link_down must not change that (otherwise link
1920 * re-training will fail. */
298b0b39 1921 dpa_ctl &= ~DP_PLL_ENABLE;
d240f20f 1922 I915_WRITE(DP_A, dpa_ctl);
1af5fa1b 1923 POSTING_READ(DP_A);
d240f20f
JB		 1924 udelay(200);
1925}
1926
c7ad3810 1927/* If the sink supports it, try to set the power state appropriately */
c19b0669 1928void intel_dp_sink_dpms(struct intel_dp *intel_dp, int mode)
c7ad3810
JB		 1929{
1930 int ret, i;
1931
1932 /* Should have a valid DPCD by this point */
1933 if (intel_dp->dpcd[DP_DPCD_REV] < 0x11)
1934 return;
1935
1936 if (mode != DRM_MODE_DPMS_ON) {
9d1a1031
JN		 1937 ret = drm_dp_dpcd_writeb(&intel_dp->aux, DP_SET_POWER,
1938 DP_SET_POWER_D3);
c7ad3810
JB		 1939 } else {
1940 /*
1941 * When turning on, we need to retry for 1ms to give the sink
1942 * time to wake up.
1943 */
1944 for (i = 0; i < 3; i++) {
9d1a1031
JN		 1945 ret = drm_dp_dpcd_writeb(&intel_dp->aux, DP_SET_POWER,
1946 DP_SET_POWER_D0);
c7ad3810
JB		 1947 if (ret == 1)
1948 break;
1949 msleep(1);
1950 }
1951 }
f9cac721
JN		 1952
1953 if (ret != 1)
1954 DRM_DEBUG_KMS("failed to %s sink power state\n",
1955 mode == DRM_MODE_DPMS_ON ? "enable" : "disable");
c7ad3810
JB		 1956}
1957
19d8fe15
DV		 1958static bool intel_dp_get_hw_state(struct intel_encoder *encoder,
1959 enum pipe *pipe)
d240f20f 1960{
19d8fe15 1961 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
bc7d38a4 1962 enum port port = dp_to_dig_port(intel_dp)->port;
19d8fe15
DV		 1963 struct drm_device *dev = encoder->base.dev;
1964 struct drm_i915_private *dev_priv = dev->dev_private;
6d129bea
ID		 1965 enum intel_display_power_domain power_domain;
1966 u32 tmp;
1967
1968 power_domain = intel_display_port_power_domain(encoder);
f458ebbc 1969 if (!intel_display_power_is_enabled(dev_priv, power_domain))
6d129bea
ID		 1970 return false;
1971
1972 tmp = I915_READ(intel_dp->output_reg);
19d8fe15
DV		 1973
1974 if (!(tmp & DP_PORT_EN))
1975 return false;
1976
bc7d38a4 1977 if (port == PORT_A && IS_GEN7(dev) && !IS_VALLEYVIEW(dev)) {
19d8fe15 1978 *pipe = PORT_TO_PIPE_CPT(tmp);
71485e0a
VS		 1979 } else if (IS_CHERRYVIEW(dev)) {
1980 *pipe = DP_PORT_TO_PIPE_CHV(tmp);
bc7d38a4 1981 } else if (!HAS_PCH_CPT(dev) || port == PORT_A) {
19d8fe15
DV		 1982 *pipe = PORT_TO_PIPE(tmp);
1983 } else {
1984 u32 trans_sel;
1985 u32 trans_dp;
1986 int i;
1987
1988 switch (intel_dp->output_reg) {
1989 case PCH_DP_B:
1990 trans_sel = TRANS_DP_PORT_SEL_B;
1991 break;
1992 case PCH_DP_C:
1993 trans_sel = TRANS_DP_PORT_SEL_C;
1994 break;
1995 case PCH_DP_D:
1996 trans_sel = TRANS_DP_PORT_SEL_D;
1997 break;
1998 default:
1999 return true;
2000 }
2001
055e393f 2002 for_each_pipe(dev_priv, i) {
19d8fe15
DV		 2003 trans_dp = I915_READ(TRANS_DP_CTL(i));
2004 if ((trans_dp & TRANS_DP_PORT_SEL_MASK) == trans_sel) {
2005 *pipe = i;
2006 return true;
2007 }
2008 }
19d8fe15 2009
4a0833ec
DV		 2010 DRM_DEBUG_KMS("No pipe for dp port 0x%x found\n",
2011 intel_dp->output_reg);
2012 }
d240f20f 2013
19d8fe15
DV		 2014 return true;
2015}
d240f20f 2016
045ac3b5 2017static void intel_dp_get_config(struct intel_encoder *encoder,
5cec258b 2018 struct intel_crtc_state *pipe_config)
045ac3b5
JB		 2019{
2020 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
045ac3b5 2021 u32 tmp, flags = 0;
63000ef6
XZ		 2022 struct drm_device *dev = encoder->base.dev;
2023 struct drm_i915_private *dev_priv = dev->dev_private;
2024 enum port port = dp_to_dig_port(intel_dp)->port;
2025 struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
18442d08 2026 int dotclock;
045ac3b5 2027
9ed109a7
DV		 2028 tmp = I915_READ(intel_dp->output_reg);
2029 if (tmp & DP_AUDIO_OUTPUT_ENABLE)
2030 pipe_config->has_audio = true;
2031
63000ef6 2032 if ((port == PORT_A) || !HAS_PCH_CPT(dev)) {
63000ef6
XZ		 2033 if (tmp & DP_SYNC_HS_HIGH)
2034 flags |= DRM_MODE_FLAG_PHSYNC;
2035 else
2036 flags |= DRM_MODE_FLAG_NHSYNC;
045ac3b5 2037
63000ef6
XZ		 2038 if (tmp & DP_SYNC_VS_HIGH)
2039 flags |= DRM_MODE_FLAG_PVSYNC;
2040 else
2041 flags |= DRM_MODE_FLAG_NVSYNC;
2042 } else {
2043 tmp = I915_READ(TRANS_DP_CTL(crtc->pipe));
2044 if (tmp & TRANS_DP_HSYNC_ACTIVE_HIGH)
2045 flags |= DRM_MODE_FLAG_PHSYNC;
2046 else
2047 flags |= DRM_MODE_FLAG_NHSYNC;
045ac3b5 2048
63000ef6
XZ		 2049 if (tmp & TRANS_DP_VSYNC_ACTIVE_HIGH)
2050 flags |= DRM_MODE_FLAG_PVSYNC;
2051 else
2052 flags |= DRM_MODE_FLAG_NVSYNC;
2053 }
045ac3b5 2054
2d112de7 2055 pipe_config->base.adjusted_mode.flags |= flags;
f1f644dc 2056
8c875fca
VS		 2057 if (!HAS_PCH_SPLIT(dev) && !IS_VALLEYVIEW(dev) &&
2058 tmp & DP_COLOR_RANGE_16_235)
2059 pipe_config->limited_color_range = true;
2060
eb14cb74
VS		 2061 pipe_config->has_dp_encoder = true;
2062
2063 intel_dp_get_m_n(crtc, pipe_config);
2064
18442d08 2065 if (port == PORT_A) {
f1f644dc
JB		 2066 if ((I915_READ(DP_A) & DP_PLL_FREQ_MASK) == DP_PLL_FREQ_160MHZ)
2067 pipe_config->port_clock = 162000;
2068 else
2069 pipe_config->port_clock = 270000;
2070 }
18442d08
VS		 2071
2072 dotclock = intel_dotclock_calculate(pipe_config->port_clock,
2073 &pipe_config->dp_m_n);
2074
2075 if (HAS_PCH_SPLIT(dev_priv->dev) && port != PORT_A)
2076 ironlake_check_encoder_dotclock(pipe_config, dotclock);
2077
2d112de7 2078 pipe_config->base.adjusted_mode.crtc_clock = dotclock;
7f16e5c1 2079
c6cd2ee2
JN		 2080 if (is_edp(intel_dp) && dev_priv->vbt.edp_bpp &&
2081 pipe_config->pipe_bpp > dev_priv->vbt.edp_bpp) {
2082 /*
2083 * This is a big fat ugly hack.
2084 *
2085 * Some machines in UEFI boot mode provide us a VBT that has 18
2086 * bpp and 1.62 GHz link bandwidth for eDP, which for reasons
2087 * unknown we fail to light up. Yet the same BIOS boots up with
2088 * 24 bpp and 2.7 GHz link. Use the same bpp as the BIOS uses as
2089 * max, not what it tells us to use.
2090 *
2091 * Note: This will still be broken if the eDP panel is not lit
2092 * up by the BIOS, and thus we can't get the mode at module
2093 * load.
2094 */
2095 DRM_DEBUG_KMS("pipe has %d bpp for eDP panel, overriding BIOS-provided max %d bpp\n",
2096 pipe_config->pipe_bpp, dev_priv->vbt.edp_bpp);
2097 dev_priv->vbt.edp_bpp = pipe_config->pipe_bpp;
2098 }
045ac3b5
JB		 2099}
2100
e8cb4558 2101static void intel_disable_dp(struct intel_encoder *encoder)
d240f20f 2102{
e8cb4558 2103 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
982a3866 2104 struct drm_device *dev = encoder->base.dev;
495a5bb8
JN		 2105 struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
2106
6e3c9717 2107 if (crtc->config->has_audio)
495a5bb8 2108 intel_audio_codec_disable(encoder);
6cb49835 2109
b32c6f48
RV		 2110 if (HAS_PSR(dev) && !HAS_DDI(dev))
2111 intel_psr_disable(intel_dp);
2112
6cb49835
DV		 2113 /* Make sure the panel is off before trying to change the mode. But also
2114 * ensure that we have vdd while we switch off the panel. */
24f3e092 2115 intel_edp_panel_vdd_on(intel_dp);
4be73780 2116 intel_edp_backlight_off(intel_dp);
fdbc3b1f 2117 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_OFF);
4be73780 2118 intel_edp_panel_off(intel_dp);
3739850b 2119
08aff3fe
VS		 2120 /* disable the port before the pipe on g4x */
2121 if (INTEL_INFO(dev)->gen < 5)
3739850b 2122 intel_dp_link_down(intel_dp);
d240f20f
JB		 2123}
2124
08aff3fe 2125static void ilk_post_disable_dp(struct intel_encoder *encoder)
d240f20f 2126{
2bd2ad64 2127 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
982a3866 2128 enum port port = dp_to_dig_port(intel_dp)->port;
2bd2ad64 2129
49277c31 2130 intel_dp_link_down(intel_dp);
08aff3fe
VS		 2131 if (port == PORT_A)
2132 ironlake_edp_pll_off(intel_dp);
49277c31
VS		 2133}
2134
2135static void vlv_post_disable_dp(struct intel_encoder *encoder)
2136{
2137 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2138
2139 intel_dp_link_down(intel_dp);
2bd2ad64
DV		 2140}
2141
580d3811
VS		 2142static void chv_post_disable_dp(struct intel_encoder *encoder)
2143{
2144 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2145 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
2146 struct drm_device *dev = encoder->base.dev;
2147 struct drm_i915_private *dev_priv = dev->dev_private;
2148 struct intel_crtc *intel_crtc =
2149 to_intel_crtc(encoder->base.crtc);
2150 enum dpio_channel ch = vlv_dport_to_channel(dport);
2151 enum pipe pipe = intel_crtc->pipe;
2152 u32 val;
2153
2154 intel_dp_link_down(intel_dp);
2155
2156 mutex_lock(&dev_priv->dpio_lock);
2157
2158 /* Propagate soft reset to data lane reset */
97fd4d5c 2159 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch));
d2152b25 2160 val |= CHV_PCS_REQ_SOFTRESET_EN;
97fd4d5c 2161 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val);
d2152b25 2162
97fd4d5c
VS		 2163 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch));
2164 val |= CHV_PCS_REQ_SOFTRESET_EN;
2165 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val);
2166
2167 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch));
2168 val &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET);
2169 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val);
2170
2171 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch));
580d3811 2172 val &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET);
97fd4d5c 2173 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val);
580d3811
VS		 2174
2175 mutex_unlock(&dev_priv->dpio_lock);
2176}
2177
7b13b58a
VS		 2178static void
2179_intel_dp_set_link_train(struct intel_dp *intel_dp,
2180 uint32_t *DP,
2181 uint8_t dp_train_pat)
2182{
2183 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
2184 struct drm_device *dev = intel_dig_port->base.base.dev;
2185 struct drm_i915_private *dev_priv = dev->dev_private;
2186 enum port port = intel_dig_port->port;
2187
2188 if (HAS_DDI(dev)) {
2189 uint32_t temp = I915_READ(DP_TP_CTL(port));
2190
2191 if (dp_train_pat & DP_LINK_SCRAMBLING_DISABLE)
2192 temp |= DP_TP_CTL_SCRAMBLE_DISABLE;
2193 else
2194 temp &= ~DP_TP_CTL_SCRAMBLE_DISABLE;
2195
2196 temp &= ~DP_TP_CTL_LINK_TRAIN_MASK;
2197 switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) {
2198 case DP_TRAINING_PATTERN_DISABLE:
2199 temp |= DP_TP_CTL_LINK_TRAIN_NORMAL;
2200
2201 break;
2202 case DP_TRAINING_PATTERN_1:
2203 temp |= DP_TP_CTL_LINK_TRAIN_PAT1;
2204 break;
2205 case DP_TRAINING_PATTERN_2:
2206 temp |= DP_TP_CTL_LINK_TRAIN_PAT2;
2207 break;
2208 case DP_TRAINING_PATTERN_3:
2209 temp |= DP_TP_CTL_LINK_TRAIN_PAT3;
2210 break;
2211 }
2212 I915_WRITE(DP_TP_CTL(port), temp);
2213
2214 } else if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || port != PORT_A)) {
2215 *DP &= ~DP_LINK_TRAIN_MASK_CPT;
2216
2217 switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) {
2218 case DP_TRAINING_PATTERN_DISABLE:
2219 *DP |= DP_LINK_TRAIN_OFF_CPT;
2220 break;
2221 case DP_TRAINING_PATTERN_1:
2222 *DP |= DP_LINK_TRAIN_PAT_1_CPT;
2223 break;
2224 case DP_TRAINING_PATTERN_2:
2225 *DP |= DP_LINK_TRAIN_PAT_2_CPT;
2226 break;
2227 case DP_TRAINING_PATTERN_3:
2228 DRM_ERROR("DP training pattern 3 not supported\n");
2229 *DP |= DP_LINK_TRAIN_PAT_2_CPT;
2230 break;
2231 }
2232
2233 } else {
2234 if (IS_CHERRYVIEW(dev))
2235 *DP &= ~DP_LINK_TRAIN_MASK_CHV;
2236 else
2237 *DP &= ~DP_LINK_TRAIN_MASK;
2238
2239 switch (dp_train_pat & DP_TRAINING_PATTERN_MASK) {
2240 case DP_TRAINING_PATTERN_DISABLE:
2241 *DP |= DP_LINK_TRAIN_OFF;
2242 break;
2243 case DP_TRAINING_PATTERN_1:
2244 *DP |= DP_LINK_TRAIN_PAT_1;
2245 break;
2246 case DP_TRAINING_PATTERN_2:
2247 *DP |= DP_LINK_TRAIN_PAT_2;
2248 break;
2249 case DP_TRAINING_PATTERN_3:
2250 if (IS_CHERRYVIEW(dev)) {
2251 *DP |= DP_LINK_TRAIN_PAT_3_CHV;
2252 } else {
2253 DRM_ERROR("DP training pattern 3 not supported\n");
2254 *DP |= DP_LINK_TRAIN_PAT_2;
2255 }
2256 break;
2257 }
2258 }
2259}
2260
2261static void intel_dp_enable_port(struct intel_dp *intel_dp)
2262{
2263 struct drm_device *dev = intel_dp_to_dev(intel_dp);
2264 struct drm_i915_private *dev_priv = dev->dev_private;
2265
7b13b58a
VS		 2266 /* enable with pattern 1 (as per spec) */
2267 _intel_dp_set_link_train(intel_dp, &intel_dp->DP,
2268 DP_TRAINING_PATTERN_1);
2269
2270 I915_WRITE(intel_dp->output_reg, intel_dp->DP);
2271 POSTING_READ(intel_dp->output_reg);
7b713f50
VS		 2272
2273 /*
2274 * Magic for VLV/CHV. We _must_ first set up the register
2275 * without actually enabling the port, and then do another
2276 * write to enable the port. Otherwise link training will
2277 * fail when the power sequencer is freshly used for this port.
2278 */
2279 intel_dp->DP |= DP_PORT_EN;
2280
2281 I915_WRITE(intel_dp->output_reg, intel_dp->DP);
2282 POSTING_READ(intel_dp->output_reg);
580d3811
VS		 2283}
2284
e8cb4558 2285static void intel_enable_dp(struct intel_encoder *encoder)
d240f20f 2286{
e8cb4558
DV		 2287 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2288 struct drm_device *dev = encoder->base.dev;
2289 struct drm_i915_private *dev_priv = dev->dev_private;
c1dec79a 2290 struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
e8cb4558 2291 uint32_t dp_reg = I915_READ(intel_dp->output_reg);
5d613501 2292
0c33d8d7
DV		 2293 if (WARN_ON(dp_reg & DP_PORT_EN))
2294 return;
5d613501 2295
093e3f13
VS		 2296 pps_lock(intel_dp);
2297
2298 if (IS_VALLEYVIEW(dev))
2299 vlv_init_panel_power_sequencer(intel_dp);
2300
7b13b58a 2301 intel_dp_enable_port(intel_dp);
093e3f13
VS		 2302
2303 edp_panel_vdd_on(intel_dp);
2304 edp_panel_on(intel_dp);
2305 edp_panel_vdd_off(intel_dp, true);
2306
2307 pps_unlock(intel_dp);
2308
61234fa5
VS		 2309 if (IS_VALLEYVIEW(dev))
2310 vlv_wait_port_ready(dev_priv, dp_to_dig_port(intel_dp));
2311
f01eca2e 2312 intel_dp_sink_dpms(intel_dp, DRM_MODE_DPMS_ON);
33a34e4e 2313 intel_dp_start_link_train(intel_dp);
33a34e4e 2314 intel_dp_complete_link_train(intel_dp);
3ab9c637 2315 intel_dp_stop_link_train(intel_dp);
c1dec79a 2316
6e3c9717 2317 if (crtc->config->has_audio) {
c1dec79a
JN		 2318 DRM_DEBUG_DRIVER("Enabling DP audio on pipe %c\n",
2319 pipe_name(crtc->pipe));
2320 intel_audio_codec_enable(encoder);
2321 }
ab1f90f9 2322}
89b667f8 2323
ecff4f3b
JN		 2324static void g4x_enable_dp(struct intel_encoder *encoder)
2325{
828f5c6e
JN		 2326 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2327
ecff4f3b 2328 intel_enable_dp(encoder);
4be73780 2329 intel_edp_backlight_on(intel_dp);
ab1f90f9 2330}
89b667f8 2331
ab1f90f9
JN		 2332static void vlv_enable_dp(struct intel_encoder *encoder)
2333{
828f5c6e
JN		 2334 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2335
4be73780 2336 intel_edp_backlight_on(intel_dp);
b32c6f48 2337 intel_psr_enable(intel_dp);
d240f20f
JB		 2338}
2339
ecff4f3b 2340static void g4x_pre_enable_dp(struct intel_encoder *encoder)
ab1f90f9
JN		 2341{
2342 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2343 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
2344
8ac33ed3
DV		 2345 intel_dp_prepare(encoder);
2346
d41f1efb
DV		 2347 /* Only ilk+ has port A */
2348 if (dport->port == PORT_A) {
2349 ironlake_set_pll_cpu_edp(intel_dp);
ab1f90f9 2350 ironlake_edp_pll_on(intel_dp);
d41f1efb 2351 }
ab1f90f9
JN		 2352}
2353
83b84597
VS		 2354static void vlv_detach_power_sequencer(struct intel_dp *intel_dp)
2355{
2356 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
2357 struct drm_i915_private *dev_priv = intel_dig_port->base.base.dev->dev_private;
2358 enum pipe pipe = intel_dp->pps_pipe;
2359 int pp_on_reg = VLV_PIPE_PP_ON_DELAYS(pipe);
2360
2361 edp_panel_vdd_off_sync(intel_dp);
2362
2363 /*
2364 * VLV seems to get confused when multiple power seqeuencers
2365 * have the same port selected (even if only one has power/vdd
2366 * enabled). The failure manifests as vlv_wait_port_ready() failing
2367 * CHV on the other hand doesn't seem to mind having the same port
2368 * selected in multiple power seqeuencers, but let's clear the
2369 * port select always when logically disconnecting a power sequencer
2370 * from a port.
2371 */
2372 DRM_DEBUG_KMS("detaching pipe %c power sequencer from port %c\n",
2373 pipe_name(pipe), port_name(intel_dig_port->port));
2374 I915_WRITE(pp_on_reg, 0);
2375 POSTING_READ(pp_on_reg);
2376
2377 intel_dp->pps_pipe = INVALID_PIPE;
2378}
2379
a4a5d2f8
VS		 2380static void vlv_steal_power_sequencer(struct drm_device *dev,
2381 enum pipe pipe)
2382{
2383 struct drm_i915_private *dev_priv = dev->dev_private;
2384 struct intel_encoder *encoder;
2385
2386 lockdep_assert_held(&dev_priv->pps_mutex);
2387
ac3c12e4
VS		 2388 if (WARN_ON(pipe != PIPE_A && pipe != PIPE_B))
2389 return;
2390
a4a5d2f8
VS		 2391 list_for_each_entry(encoder, &dev->mode_config.encoder_list,
2392 base.head) {
2393 struct intel_dp *intel_dp;
773538e8 2394 enum port port;
a4a5d2f8
VS		 2395
2396 if (encoder->type != INTEL_OUTPUT_EDP)
2397 continue;
2398
2399 intel_dp = enc_to_intel_dp(&encoder->base);
773538e8 2400 port = dp_to_dig_port(intel_dp)->port;
a4a5d2f8
VS		 2401
2402 if (intel_dp->pps_pipe != pipe)
2403 continue;
2404
2405 DRM_DEBUG_KMS("stealing pipe %c power sequencer from port %c\n",
773538e8 2406 pipe_name(pipe), port_name(port));
a4a5d2f8 2407
034e43c6
VS		 2408 WARN(encoder->connectors_active,
2409 "stealing pipe %c power sequencer from active eDP port %c\n",
2410 pipe_name(pipe), port_name(port));
a4a5d2f8 2411
a4a5d2f8 2412 /* make sure vdd is off before we steal it */
83b84597 2413 vlv_detach_power_sequencer(intel_dp);
a4a5d2f8
VS		 2414 }
2415}
2416
2417static void vlv_init_panel_power_sequencer(struct intel_dp *intel_dp)
2418{
2419 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
2420 struct intel_encoder *encoder = &intel_dig_port->base;
2421 struct drm_device *dev = encoder->base.dev;
2422 struct drm_i915_private *dev_priv = dev->dev_private;
2423 struct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);
a4a5d2f8
VS		 2424
2425 lockdep_assert_held(&dev_priv->pps_mutex);
2426
093e3f13
VS		 2427 if (!is_edp(intel_dp))
2428 return;
2429
a4a5d2f8
VS		 2430 if (intel_dp->pps_pipe == crtc->pipe)
2431 return;
2432
2433 /*
2434 * If another power sequencer was being used on this
2435 * port previously make sure to turn off vdd there while
2436 * we still have control of it.
2437 */
2438 if (intel_dp->pps_pipe != INVALID_PIPE)
83b84597 2439 vlv_detach_power_sequencer(intel_dp);
a4a5d2f8
VS		 2440
2441 /*
2442 * We may be stealing the power
2443 * sequencer from another port.
2444 */
2445 vlv_steal_power_sequencer(dev, crtc->pipe);
2446
2447 /* now it's all ours */
2448 intel_dp->pps_pipe = crtc->pipe;
2449
2450 DRM_DEBUG_KMS("initializing pipe %c power sequencer for port %c\n",
2451 pipe_name(intel_dp->pps_pipe), port_name(intel_dig_port->port));
2452
2453 /* init power sequencer on this pipe and port */
36b5f425
VS		 2454 intel_dp_init_panel_power_sequencer(dev, intel_dp);
2455 intel_dp_init_panel_power_sequencer_registers(dev, intel_dp);
a4a5d2f8
VS		 2456}
2457
ab1f90f9 2458static void vlv_pre_enable_dp(struct intel_encoder *encoder)
a4fc5ed6 2459{
2bd2ad64 2460 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
bc7d38a4 2461 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
b2634017 2462 struct drm_device *dev = encoder->base.dev;
89b667f8 2463 struct drm_i915_private *dev_priv = dev->dev_private;
ab1f90f9 2464 struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);
e4607fcf 2465 enum dpio_channel port = vlv_dport_to_channel(dport);
ab1f90f9
JN		 2466 int pipe = intel_crtc->pipe;
2467 u32 val;
a4fc5ed6 2468
ab1f90f9 2469 mutex_lock(&dev_priv->dpio_lock);
89b667f8 2470
ab3c759a 2471 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(port));
ab1f90f9
JN		 2472 val = 0;
2473 if (pipe)
2474 val |= (1<<21);
2475 else
2476 val &= ~(1<<21);
2477 val |= 0x001000c4;
ab3c759a
CML		 2478 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW8(port), val);
2479 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW14(port), 0x00760018);
2480 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW23(port), 0x00400888);
89b667f8 2481
ab1f90f9
JN		 2482 mutex_unlock(&dev_priv->dpio_lock);
2483
2484 intel_enable_dp(encoder);
89b667f8
JB		 2485}
2486
ecff4f3b 2487static void vlv_dp_pre_pll_enable(struct intel_encoder *encoder)
89b667f8
JB		 2488{
2489 struct intel_digital_port *dport = enc_to_dig_port(&encoder->base);
2490 struct drm_device *dev = encoder->base.dev;
2491 struct drm_i915_private *dev_priv = dev->dev_private;
5e69f97f
CML		 2492 struct intel_crtc *intel_crtc =
2493 to_intel_crtc(encoder->base.crtc);
e4607fcf 2494 enum dpio_channel port = vlv_dport_to_channel(dport);
5e69f97f 2495 int pipe = intel_crtc->pipe;
89b667f8 2496
8ac33ed3
DV		 2497 intel_dp_prepare(encoder);
2498
89b667f8 2499 /* Program Tx lane resets to default */
0980a60f 2500 mutex_lock(&dev_priv->dpio_lock);
ab3c759a 2501 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW0(port),
89b667f8
JB		 2502 DPIO_PCS_TX_LANE2_RESET |
2503 DPIO_PCS_TX_LANE1_RESET);
ab3c759a 2504 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW1(port),
89b667f8
JB		 2505 DPIO_PCS_CLK_CRI_RXEB_EIOS_EN |
2506 DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN |
2507 (1<<DPIO_PCS_CLK_DATAWIDTH_SHIFT) |
2508 DPIO_PCS_CLK_SOFT_RESET);
2509
2510 /* Fix up inter-pair skew failure */
ab3c759a
CML		 2511 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW12(port), 0x00750f00);
2512 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW11(port), 0x00001500);
2513 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW14(port), 0x40400000);
0980a60f 2514 mutex_unlock(&dev_priv->dpio_lock);
a4fc5ed6
KP		 2515}
2516
e4a1d846
CML		 2517static void chv_pre_enable_dp(struct intel_encoder *encoder)
2518{
2519 struct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);
2520 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
2521 struct drm_device *dev = encoder->base.dev;
2522 struct drm_i915_private *dev_priv = dev->dev_private;
e4a1d846
CML		 2523 struct intel_crtc *intel_crtc =
2524 to_intel_crtc(encoder->base.crtc);
2525 enum dpio_channel ch = vlv_dport_to_channel(dport);
2526 int pipe = intel_crtc->pipe;
2527 int data, i;
949c1d43 2528 u32 val;
e4a1d846 2529
e4a1d846 2530 mutex_lock(&dev_priv->dpio_lock);
949c1d43 2531
570e2a74
VS		 2532 /* allow hardware to manage TX FIFO reset source */
2533 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW11(ch));
2534 val &= ~DPIO_LANEDESKEW_STRAP_OVRD;
2535 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW11(ch), val);
2536
2537 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW11(ch));
2538 val &= ~DPIO_LANEDESKEW_STRAP_OVRD;
2539 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW11(ch), val);
2540
949c1d43 2541 /* Deassert soft data lane reset*/
97fd4d5c 2542 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch));
d2152b25 2543 val |= CHV_PCS_REQ_SOFTRESET_EN;
97fd4d5c
VS		 2544 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val);
2545
2546 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch));
2547 val |= CHV_PCS_REQ_SOFTRESET_EN;
2548 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val);
2549
2550 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch));
2551 val |= (DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET);
2552 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val);
d2152b25 2553
97fd4d5c 2554 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch));
949c1d43 2555 val |= (DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET);
97fd4d5c 2556 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val);
949c1d43
VS		 2557
2558 /* Program Tx lane latency optimal setting*/
e4a1d846
CML		 2559 for (i = 0; i < 4; i++) {
2560 /* Set the latency optimal bit */
2561 data = (i == 1) ? 0x0 : 0x6;
2562 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW11(ch, i),
2563 data << DPIO_FRC_LATENCY_SHFIT);
2564
2565 /* Set the upar bit */
2566 data = (i == 1) ? 0x0 : 0x1;
2567 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW14(ch, i),
2568 data << DPIO_UPAR_SHIFT);
2569 }
2570
2571 /* Data lane stagger programming */
2572 /* FIXME: Fix up value only after power analysis */
2573
2574 mutex_unlock(&dev_priv->dpio_lock);
2575
e4a1d846 2576 intel_enable_dp(encoder);
e4a1d846
CML		 2577}
2578
9197c88b
VS		 2579static void chv_dp_pre_pll_enable(struct intel_encoder *encoder)
2580{
2581 struct intel_digital_port *dport = enc_to_dig_port(&encoder->base);
2582 struct drm_device *dev = encoder->base.dev;
2583 struct drm_i915_private *dev_priv = dev->dev_private;
2584 struct intel_crtc *intel_crtc =
2585 to_intel_crtc(encoder->base.crtc);
2586 enum dpio_channel ch = vlv_dport_to_channel(dport);
2587 enum pipe pipe = intel_crtc->pipe;
2588 u32 val;
2589
625695f8
VS		 2590 intel_dp_prepare(encoder);
2591
9197c88b
VS		 2592 mutex_lock(&dev_priv->dpio_lock);
2593
b9e5ac3c
VS		 2594 /* program left/right clock distribution */
2595 if (pipe != PIPE_B) {
2596 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0);
2597 val &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK);
2598 if (ch == DPIO_CH0)
2599 val |= CHV_BUFLEFTENA1_FORCE;
2600 if (ch == DPIO_CH1)
2601 val |= CHV_BUFRIGHTENA1_FORCE;
2602 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val);
2603 } else {
2604 val = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1);
2605 val &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK);
2606 if (ch == DPIO_CH0)
2607 val |= CHV_BUFLEFTENA2_FORCE;
2608 if (ch == DPIO_CH1)
2609 val |= CHV_BUFRIGHTENA2_FORCE;
2610 vlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val);
2611 }
2612
9197c88b
VS		 2613 /* program clock channel usage */
2614 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(ch));
2615 val |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE;
2616 if (pipe != PIPE_B)
2617 val &= ~CHV_PCS_USEDCLKCHANNEL;
2618 else
2619 val |= CHV_PCS_USEDCLKCHANNEL;
2620 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW8(ch), val);
2621
2622 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW8(ch));
2623 val |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE;
2624 if (pipe != PIPE_B)
2625 val &= ~CHV_PCS_USEDCLKCHANNEL;
2626 else
2627 val |= CHV_PCS_USEDCLKCHANNEL;
2628 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW8(ch), val);
2629
2630 /*
2631 * This a a bit weird since generally CL
2632 * matches the pipe, but here we need to
2633 * pick the CL based on the port.
2634 */
2635 val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW19(ch));
2636 if (pipe != PIPE_B)
2637 val &= ~CHV_CMN_USEDCLKCHANNEL;
2638 else
2639 val |= CHV_CMN_USEDCLKCHANNEL;
2640 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW19(ch), val);
2641
2642 mutex_unlock(&dev_priv->dpio_lock);
2643}
2644
a4fc5ed6 2645/*
df0c237d
JB		 2646 * Native read with retry for link status and receiver capability reads for
2647 * cases where the sink may still be asleep.
9d1a1031
JN		 2648 *
2649 * Sinks are *supposed* to come up within 1ms from an off state, but we're also
2650 * supposed to retry 3 times per the spec.
a4fc5ed6 2651 */
9d1a1031
JN		 2652static ssize_t
2653intel_dp_dpcd_read_wake(struct drm_dp_aux *aux, unsigned int offset,
2654 void *buffer, size_t size)
a4fc5ed6 2655{
9d1a1031
JN		 2656 ssize_t ret;
2657 int i;
61da5fab 2658
f6a19066
VS		 2659 /*
2660 * Sometime we just get the same incorrect byte repeated
2661 * over the entire buffer. Doing just one throw away read
2662 * initially seems to "solve" it.
2663 */
2664 drm_dp_dpcd_read(aux, DP_DPCD_REV, buffer, 1);
2665
61da5fab 2666 for (i = 0; i < 3; i++) {
9d1a1031
JN		 2667 ret = drm_dp_dpcd_read(aux, offset, buffer, size);
2668 if (ret == size)
2669 return ret;
61da5fab
JB		 2670 msleep(1);
2671 }
a4fc5ed6 2672
9d1a1031 2673 return ret;
a4fc5ed6
KP		 2674}
2675
2676/*
2677 * Fetch AUX CH registers 0x202 - 0x207 which contain
2678 * link status information
2679 */
2680static bool
93f62dad 2681intel_dp_get_link_status(struct intel_dp *intel_dp, uint8_t link_status[DP_LINK_STATUS_SIZE])
a4fc5ed6 2682{
9d1a1031
JN		 2683 return intel_dp_dpcd_read_wake(&intel_dp->aux,
2684 DP_LANE0_1_STATUS,
2685 link_status,
2686 DP_LINK_STATUS_SIZE) == DP_LINK_STATUS_SIZE;
a4fc5ed6
KP		 2687}
2688
1100244e 2689/* These are source-specific values. */
a4fc5ed6 2690static uint8_t
1a2eb460 2691intel_dp_voltage_max(struct intel_dp *intel_dp)
a4fc5ed6 2692{
30add22d 2693 struct drm_device *dev = intel_dp_to_dev(intel_dp);
bc7d38a4 2694 enum port port = dp_to_dig_port(intel_dp)->port;
1a2eb460 2695
5a9d1f1a
DL		 2696 if (INTEL_INFO(dev)->gen >= 9)
2697 return DP_TRAIN_VOLTAGE_SWING_LEVEL_2;
2698 else if (IS_VALLEYVIEW(dev))
bd60018a 2699 return DP_TRAIN_VOLTAGE_SWING_LEVEL_3;
bc7d38a4 2700 else if (IS_GEN7(dev) && port == PORT_A)
bd60018a 2701 return DP_TRAIN_VOLTAGE_SWING_LEVEL_2;
bc7d38a4 2702 else if (HAS_PCH_CPT(dev) && port != PORT_A)
bd60018a 2703 return DP_TRAIN_VOLTAGE_SWING_LEVEL_3;
1a2eb460 2704 else
bd60018a 2705 return DP_TRAIN_VOLTAGE_SWING_LEVEL_2;
1a2eb460
KP		 2706}
2707
2708static uint8_t
2709intel_dp_pre_emphasis_max(struct intel_dp *intel_dp, uint8_t voltage_swing)
2710{
30add22d 2711 struct drm_device *dev = intel_dp_to_dev(intel_dp);
bc7d38a4 2712 enum port port = dp_to_dig_port(intel_dp)->port;
1a2eb460 2713
5a9d1f1a
DL		 2714 if (INTEL_INFO(dev)->gen >= 9) {
2715 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
2716 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
2717 return DP_TRAIN_PRE_EMPH_LEVEL_3;
2718 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
2719 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2720 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
2721 return DP_TRAIN_PRE_EMPH_LEVEL_1;
2722 default:
2723 return DP_TRAIN_PRE_EMPH_LEVEL_0;
2724 }
2725 } else if (IS_HASWELL(dev) || IS_BROADWELL(dev)) {
d6c0d722 2726 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a
SJ		 2727 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
2728 return DP_TRAIN_PRE_EMPH_LEVEL_3;
2729 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
2730 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2731 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
2732 return DP_TRAIN_PRE_EMPH_LEVEL_1;
2733 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
d6c0d722 2734 default:
bd60018a 2735 return DP_TRAIN_PRE_EMPH_LEVEL_0;
d6c0d722 2736 }
e2fa6fba
P		 2737 } else if (IS_VALLEYVIEW(dev)) {
2738 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a
SJ		 2739 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
2740 return DP_TRAIN_PRE_EMPH_LEVEL_3;
2741 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
2742 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2743 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
2744 return DP_TRAIN_PRE_EMPH_LEVEL_1;
2745 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
e2fa6fba 2746 default:
bd60018a 2747 return DP_TRAIN_PRE_EMPH_LEVEL_0;
e2fa6fba 2748 }
bc7d38a4 2749 } else if (IS_GEN7(dev) && port == PORT_A) {
1a2eb460 2750 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a
SJ		 2751 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
2752 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2753 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
2754 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
2755 return DP_TRAIN_PRE_EMPH_LEVEL_1;
1a2eb460 2756 default:
bd60018a 2757 return DP_TRAIN_PRE_EMPH_LEVEL_0;
1a2eb460
KP		 2758 }
2759 } else {
2760 switch (voltage_swing & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a
SJ		 2761 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
2762 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2763 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
2764 return DP_TRAIN_PRE_EMPH_LEVEL_2;
2765 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
2766 return DP_TRAIN_PRE_EMPH_LEVEL_1;
2767 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
1a2eb460 2768 default:
bd60018a 2769 return DP_TRAIN_PRE_EMPH_LEVEL_0;
1a2eb460 2770 }
a4fc5ed6
KP		 2771 }
2772}
2773
e2fa6fba
P		 2774static uint32_t intel_vlv_signal_levels(struct intel_dp *intel_dp)
2775{
2776 struct drm_device *dev = intel_dp_to_dev(intel_dp);
2777 struct drm_i915_private *dev_priv = dev->dev_private;
2778 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
5e69f97f
CML		 2779 struct intel_crtc *intel_crtc =
2780 to_intel_crtc(dport->base.base.crtc);
e2fa6fba
P		 2781 unsigned long demph_reg_value, preemph_reg_value,
2782 uniqtranscale_reg_value;
2783 uint8_t train_set = intel_dp->train_set[0];
e4607fcf 2784 enum dpio_channel port = vlv_dport_to_channel(dport);
5e69f97f 2785 int pipe = intel_crtc->pipe;
e2fa6fba
P		 2786
2787 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) {
bd60018a 2788 case DP_TRAIN_PRE_EMPH_LEVEL_0:
e2fa6fba
P		 2789 preemph_reg_value = 0x0004000;
2790 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2791 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e2fa6fba
P		 2792 demph_reg_value = 0x2B405555;
2793 uniqtranscale_reg_value = 0x552AB83A;
2794 break;
bd60018a 2795 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e2fa6fba
P		 2796 demph_reg_value = 0x2B404040;
2797 uniqtranscale_reg_value = 0x5548B83A;
2798 break;
bd60018a 2799 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
e2fa6fba
P		 2800 demph_reg_value = 0x2B245555;
2801 uniqtranscale_reg_value = 0x5560B83A;
2802 break;
bd60018a 2803 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
e2fa6fba
P		 2804 demph_reg_value = 0x2B405555;
2805 uniqtranscale_reg_value = 0x5598DA3A;
2806 break;
2807 default:
2808 return 0;
2809 }
2810 break;
bd60018a 2811 case DP_TRAIN_PRE_EMPH_LEVEL_1:
e2fa6fba
P		 2812 preemph_reg_value = 0x0002000;
2813 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2814 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e2fa6fba
P		 2815 demph_reg_value = 0x2B404040;
2816 uniqtranscale_reg_value = 0x5552B83A;
2817 break;
bd60018a 2818 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e2fa6fba
P		 2819 demph_reg_value = 0x2B404848;
2820 uniqtranscale_reg_value = 0x5580B83A;
2821 break;
bd60018a 2822 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
e2fa6fba
P		 2823 demph_reg_value = 0x2B404040;
2824 uniqtranscale_reg_value = 0x55ADDA3A;
2825 break;
2826 default:
2827 return 0;
2828 }
2829 break;
bd60018a 2830 case DP_TRAIN_PRE_EMPH_LEVEL_2:
e2fa6fba
P		 2831 preemph_reg_value = 0x0000000;
2832 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2833 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e2fa6fba
P		 2834 demph_reg_value = 0x2B305555;
2835 uniqtranscale_reg_value = 0x5570B83A;
2836 break;
bd60018a 2837 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e2fa6fba
P		 2838 demph_reg_value = 0x2B2B4040;
2839 uniqtranscale_reg_value = 0x55ADDA3A;
2840 break;
2841 default:
2842 return 0;
2843 }
2844 break;
bd60018a 2845 case DP_TRAIN_PRE_EMPH_LEVEL_3:
e2fa6fba
P		 2846 preemph_reg_value = 0x0006000;
2847 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2848 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e2fa6fba
P		 2849 demph_reg_value = 0x1B405555;
2850 uniqtranscale_reg_value = 0x55ADDA3A;
2851 break;
2852 default:
2853 return 0;
2854 }
2855 break;
2856 default:
2857 return 0;
2858 }
2859
0980a60f 2860 mutex_lock(&dev_priv->dpio_lock);
ab3c759a
CML		 2861 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), 0x00000000);
2862 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW4(port), demph_reg_value);
2863 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW2(port),
e2fa6fba 2864 uniqtranscale_reg_value);
ab3c759a
CML		 2865 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW3(port), 0x0C782040);
2866 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW11(port), 0x00030000);
2867 vlv_dpio_write(dev_priv, pipe, VLV_PCS_DW9(port), preemph_reg_value);
2868 vlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), 0x80000000);
0980a60f 2869 mutex_unlock(&dev_priv->dpio_lock);
e2fa6fba
P		 2870
2871 return 0;
2872}
2873
e4a1d846
CML		 2874static uint32_t intel_chv_signal_levels(struct intel_dp *intel_dp)
2875{
2876 struct drm_device *dev = intel_dp_to_dev(intel_dp);
2877 struct drm_i915_private *dev_priv = dev->dev_private;
2878 struct intel_digital_port *dport = dp_to_dig_port(intel_dp);
2879 struct intel_crtc *intel_crtc = to_intel_crtc(dport->base.base.crtc);
f72df8db 2880 u32 deemph_reg_value, margin_reg_value, val;
e4a1d846
CML		 2881 uint8_t train_set = intel_dp->train_set[0];
2882 enum dpio_channel ch = vlv_dport_to_channel(dport);
f72df8db
VS		 2883 enum pipe pipe = intel_crtc->pipe;
2884 int i;
e4a1d846
CML		 2885
2886 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) {
bd60018a 2887 case DP_TRAIN_PRE_EMPH_LEVEL_0:
e4a1d846 2888 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2889 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e4a1d846
CML		 2890 deemph_reg_value = 128;
2891 margin_reg_value = 52;
2892 break;
bd60018a 2893 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e4a1d846
CML		 2894 deemph_reg_value = 128;
2895 margin_reg_value = 77;
2896 break;
bd60018a 2897 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
e4a1d846
CML		 2898 deemph_reg_value = 128;
2899 margin_reg_value = 102;
2900 break;
bd60018a 2901 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
e4a1d846
CML		 2902 deemph_reg_value = 128;
2903 margin_reg_value = 154;
2904 /* FIXME extra to set for 1200 */
2905 break;
2906 default:
2907 return 0;
2908 }
2909 break;
bd60018a 2910 case DP_TRAIN_PRE_EMPH_LEVEL_1:
e4a1d846 2911 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2912 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e4a1d846
CML		 2913 deemph_reg_value = 85;
2914 margin_reg_value = 78;
2915 break;
bd60018a 2916 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e4a1d846
CML		 2917 deemph_reg_value = 85;
2918 margin_reg_value = 116;
2919 break;
bd60018a 2920 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
e4a1d846
CML		 2921 deemph_reg_value = 85;
2922 margin_reg_value = 154;
2923 break;
2924 default:
2925 return 0;
2926 }
2927 break;
bd60018a 2928 case DP_TRAIN_PRE_EMPH_LEVEL_2:
e4a1d846 2929 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2930 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e4a1d846
CML		 2931 deemph_reg_value = 64;
2932 margin_reg_value = 104;
2933 break;
bd60018a 2934 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
e4a1d846
CML		 2935 deemph_reg_value = 64;
2936 margin_reg_value = 154;
2937 break;
2938 default:
2939 return 0;
2940 }
2941 break;
bd60018a 2942 case DP_TRAIN_PRE_EMPH_LEVEL_3:
e4a1d846 2943 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 2944 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
e4a1d846
CML		 2945 deemph_reg_value = 43;
2946 margin_reg_value = 154;
2947 break;
2948 default:
2949 return 0;
2950 }
2951 break;
2952 default:
2953 return 0;
2954 }
2955
2956 mutex_lock(&dev_priv->dpio_lock);
2957
2958 /* Clear calc init */
1966e59e
VS		 2959 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch));
2960 val &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3);
a02ef3c7
VS		 2961 val &= ~(DPIO_PCS_TX1DEEMP_MASK | DPIO_PCS_TX2DEEMP_MASK);
2962 val |= DPIO_PCS_TX1DEEMP_9P5 | DPIO_PCS_TX2DEEMP_9P5;
1966e59e
VS		 2963 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val);
2964
2965 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch));
2966 val &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3);
a02ef3c7
VS		 2967 val &= ~(DPIO_PCS_TX1DEEMP_MASK | DPIO_PCS_TX2DEEMP_MASK);
2968 val |= DPIO_PCS_TX1DEEMP_9P5 | DPIO_PCS_TX2DEEMP_9P5;
1966e59e 2969 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val);
e4a1d846 2970
a02ef3c7
VS		 2971 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW9(ch));
2972 val &= ~(DPIO_PCS_TX1MARGIN_MASK | DPIO_PCS_TX2MARGIN_MASK);
2973 val |= DPIO_PCS_TX1MARGIN_000 | DPIO_PCS_TX2MARGIN_000;
2974 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW9(ch), val);
2975
2976 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW9(ch));
2977 val &= ~(DPIO_PCS_TX1MARGIN_MASK | DPIO_PCS_TX2MARGIN_MASK);
2978 val |= DPIO_PCS_TX1MARGIN_000 | DPIO_PCS_TX2MARGIN_000;
2979 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW9(ch), val);
2980
e4a1d846 2981 /* Program swing deemph */
f72df8db
VS		 2982 for (i = 0; i < 4; i++) {
2983 val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW4(ch, i));
2984 val &= ~DPIO_SWING_DEEMPH9P5_MASK;
2985 val |= deemph_reg_value << DPIO_SWING_DEEMPH9P5_SHIFT;
2986 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW4(ch, i), val);
2987 }
e4a1d846
CML		 2988
2989 /* Program swing margin */
f72df8db
VS		 2990 for (i = 0; i < 4; i++) {
2991 val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW2(ch, i));
1fb44505
VS		 2992 val &= ~DPIO_SWING_MARGIN000_MASK;
2993 val |= margin_reg_value << DPIO_SWING_MARGIN000_SHIFT;
f72df8db
VS		 2994 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW2(ch, i), val);
2995 }
e4a1d846
CML		 2996
2997 /* Disable unique transition scale */
f72df8db
VS		 2998 for (i = 0; i < 4; i++) {
2999 val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW3(ch, i));
3000 val &= ~DPIO_TX_UNIQ_TRANS_SCALE_EN;
3001 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW3(ch, i), val);
3002 }
e4a1d846
CML		 3003
3004 if (((train_set & DP_TRAIN_PRE_EMPHASIS_MASK)
bd60018a 3005 == DP_TRAIN_PRE_EMPH_LEVEL_0) &&
e4a1d846 3006 ((train_set & DP_TRAIN_VOLTAGE_SWING_MASK)
bd60018a 3007 == DP_TRAIN_VOLTAGE_SWING_LEVEL_3)) {
e4a1d846
CML		 3008
3009 /*
3010 * The document said it needs to set bit 27 for ch0 and bit 26
3011 * for ch1. Might be a typo in the doc.
3012 * For now, for this unique transition scale selection, set bit
3013 * 27 for ch0 and ch1.
3014 */
f72df8db
VS		 3015 for (i = 0; i < 4; i++) {
3016 val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW3(ch, i));
3017 val |= DPIO_TX_UNIQ_TRANS_SCALE_EN;
3018 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW3(ch, i), val);
3019 }
e4a1d846 3020
f72df8db
VS		 3021 for (i = 0; i < 4; i++) {
3022 val = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW2(ch, i));
3023 val &= ~(0xff << DPIO_UNIQ_TRANS_SCALE_SHIFT);
3024 val |= (0x9a << DPIO_UNIQ_TRANS_SCALE_SHIFT);
3025 vlv_dpio_write(dev_priv, pipe, CHV_TX_DW2(ch, i), val);
3026 }
e4a1d846
CML		 3027 }
3028
3029 /* Start swing calculation */
1966e59e
VS		 3030 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch));
3031 val |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3;
3032 vlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val);
3033
3034 val = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch));
3035 val |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3;
3036 vlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val);
e4a1d846
CML		 3037
3038 /* LRC Bypass */
3039 val = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW30);
3040 val |= DPIO_LRC_BYPASS;
3041 vlv_dpio_write(dev_priv, pipe, CHV_CMN_DW30, val);
3042
3043 mutex_unlock(&dev_priv->dpio_lock);
3044
3045 return 0;
3046}
3047
a4fc5ed6 3048static void
0301b3ac
JN		 3049intel_get_adjust_train(struct intel_dp *intel_dp,
3050 const uint8_t link_status[DP_LINK_STATUS_SIZE])
a4fc5ed6
KP		 3051{
3052 uint8_t v = 0;
3053 uint8_t p = 0;
3054 int lane;
1a2eb460
KP		 3055 uint8_t voltage_max;
3056 uint8_t preemph_max;
a4fc5ed6 3057
33a34e4e 3058 for (lane = 0; lane < intel_dp->lane_count; lane++) {
0f037bde
DV		 3059 uint8_t this_v = drm_dp_get_adjust_request_voltage(link_status, lane);
3060 uint8_t this_p = drm_dp_get_adjust_request_pre_emphasis(link_status, lane);
a4fc5ed6
KP		 3061
3062 if (this_v > v)
3063 v = this_v;
3064 if (this_p > p)
3065 p = this_p;
3066 }
3067
1a2eb460 3068 voltage_max = intel_dp_voltage_max(intel_dp);
417e822d
KP		 3069 if (v >= voltage_max)
3070 v = voltage_max | DP_TRAIN_MAX_SWING_REACHED;
a4fc5ed6 3071
1a2eb460
KP		 3072 preemph_max = intel_dp_pre_emphasis_max(intel_dp, v);
3073 if (p >= preemph_max)
3074 p = preemph_max | DP_TRAIN_MAX_PRE_EMPHASIS_REACHED;
a4fc5ed6
KP		 3075
3076 for (lane = 0; lane < 4; lane++)
33a34e4e 3077 intel_dp->train_set[lane] = v | p;
a4fc5ed6
KP		 3078}
3079
3080static uint32_t
f0a3424e 3081intel_gen4_signal_levels(uint8_t train_set)
a4fc5ed6 3082{
3cf2efb1 3083 uint32_t signal_levels = 0;
a4fc5ed6 3084
3cf2efb1 3085 switch (train_set & DP_TRAIN_VOLTAGE_SWING_MASK) {
bd60018a 3086 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0:
a4fc5ed6
KP		 3087 default:
3088 signal_levels |= DP_VOLTAGE_0_4;
3089 break;
bd60018a 3090 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1:
a4fc5ed6
KP		 3091 signal_levels |= DP_VOLTAGE_0_6;
3092 break;
bd60018a 3093 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2:
a4fc5ed6
KP		 3094 signal_levels |= DP_VOLTAGE_0_8;
3095 break;
bd60018a 3096 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3:
a4fc5ed6
KP		 3097 signal_levels |= DP_VOLTAGE_1_2;
3098 break;
3099 }
3cf2efb1 3100 switch (train_set & DP_TRAIN_PRE_EMPHASIS_MASK) {
bd60018a 3101 case DP_TRAIN_PRE_EMPH_LEVEL_0:
a4fc5ed6
KP		 3102 default:
3103 signal_levels |= DP_PRE_EMPHASIS_0;
3104 break;
bd60018a 3105 case DP_TRAIN_PRE_EMPH_LEVEL_1:
a4fc5ed6
KP		 3106 signal_levels |= DP_PRE_EMPHASIS_3_5;
3107 break;
bd60018a 3108 case DP_TRAIN_PRE_EMPH_LEVEL_2:
a4fc5ed6
KP		 3109 signal_levels |= DP_PRE_EMPHASIS_6;
3110 break;
bd60018a 3111 case DP_TRAIN_PRE_EMPH_LEVEL_3:
a4fc5ed6
KP		 3112 signal_levels |= DP_PRE_EMPHASIS_9_5;
3113 break;
3114 }
3115 return signal_levels;
3116}
3117
e3421a18
ZW		 3118/* Gen6's DP voltage swing and pre-emphasis control */
3119static uint32_t
3120intel_gen6_edp_signal_levels(uint8_t train_set)
3121{
3c5a62b5
YL		 3122 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
3123 DP_TRAIN_PRE_EMPHASIS_MASK);
3124 switch (signal_levels) {
bd60018a
SJ		 3125 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_0:
3126 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_0:
3c5a62b5 3127 return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B;
bd60018a 3128 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_1:
3c5a62b5 3129 return EDP_LINK_TRAIN_400MV_3_5DB_SNB_B;
bd60018a
SJ		 3130 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_2:
3131 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_2:
3c5a62b5 3132 return EDP_LINK_TRAIN_400_600MV_6DB_SNB_B;
bd60018a
SJ		 3133 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1:
3134 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_1:
3c5a62b5 3135 return EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B;
bd60018a
SJ		 3136 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_0:
3137 case DP_TRAIN_VOLTAGE_SWING_LEVEL_3 | DP_TRAIN_PRE_EMPH_LEVEL_0:
3c5a62b5 3138 return EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B;
e3421a18 3139 default:
3c5a62b5
YL		 3140 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
3141 "0x%x\n", signal_levels);
3142 return EDP_LINK_TRAIN_400_600MV_0DB_SNB_B;
e3421a18
ZW		 3143 }
3144}
3145
1a2eb460
KP		 3146/* Gen7's DP voltage swing and pre-emphasis control */
3147static uint32_t
3148intel_gen7_edp_signal_levels(uint8_t train_set)
3149{
3150 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
3151 DP_TRAIN_PRE_EMPHASIS_MASK);
3152 switch (signal_levels) {
bd60018a 3153 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_0:
1a2eb460 3154 return EDP_LINK_TRAIN_400MV_0DB_IVB;
bd60018a 3155 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_1:
1a2eb460 3156 return EDP_LINK_TRAIN_400MV_3_5DB_IVB;
bd60018a 3157 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_2:
1a2eb460
KP		 3158 return EDP_LINK_TRAIN_400MV_6DB_IVB;
3159
bd60018a 3160 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_0:
1a2eb460 3161 return EDP_LINK_TRAIN_600MV_0DB_IVB;
bd60018a 3162 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1:
1a2eb460
KP		 3163 return EDP_LINK_TRAIN_600MV_3_5DB_IVB;
3164
bd60018a 3165 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_0:
1a2eb460 3166 return EDP_LINK_TRAIN_800MV_0DB_IVB;
bd60018a 3167 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_1:
1a2eb460
KP		 3168 return EDP_LINK_TRAIN_800MV_3_5DB_IVB;
3169
3170 default:
3171 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
3172 "0x%x\n", signal_levels);
3173 return EDP_LINK_TRAIN_500MV_0DB_IVB;
3174 }
3175}
3176
d6c0d722
PZ		 3177/* Gen7.5's (HSW) DP voltage swing and pre-emphasis control */
3178static uint32_t
f0a3424e 3179intel_hsw_signal_levels(uint8_t train_set)
a4fc5ed6 3180{
d6c0d722
PZ		 3181 int signal_levels = train_set & (DP_TRAIN_VOLTAGE_SWING_MASK |
3182 DP_TRAIN_PRE_EMPHASIS_MASK);
3183 switch (signal_levels) {
bd60018a 3184 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_0:
c5fe6a06 3185 return DDI_BUF_TRANS_SELECT(0);
bd60018a 3186 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_1:
c5fe6a06 3187 return DDI_BUF_TRANS_SELECT(1);
bd60018a 3188 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_2:
c5fe6a06 3189 return DDI_BUF_TRANS_SELECT(2);
bd60018a 3190 case DP_TRAIN_VOLTAGE_SWING_LEVEL_0 | DP_TRAIN_PRE_EMPH_LEVEL_3:
c5fe6a06 3191 return DDI_BUF_TRANS_SELECT(3);
a4fc5ed6 3192
bd60018a 3193 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_0:
c5fe6a06 3194 return DDI_BUF_TRANS_SELECT(4);
bd60018a 3195 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_1:
c5fe6a06 3196 return DDI_BUF_TRANS_SELECT(5);
bd60018a 3197 case DP_TRAIN_VOLTAGE_SWING_LEVEL_1 | DP_TRAIN_PRE_EMPH_LEVEL_2:
c5fe6a06 3198 return DDI_BUF_TRANS_SELECT(6);
a4fc5ed6 3199
bd60018a 3200 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_0:
c5fe6a06 3201 return DDI_BUF_TRANS_SELECT(7);
bd60018a 3202 case DP_TRAIN_VOLTAGE_SWING_LEVEL_2 | DP_TRAIN_PRE_EMPH_LEVEL_1:
c5fe6a06 3203 return DDI_BUF_TRANS_SELECT(8);
d6c0d722
PZ		 3204 default:
3205 DRM_DEBUG_KMS("Unsupported voltage swing/pre-emphasis level:"
3206 "0x%x\n", signal_levels);
c5fe6a06 3207 return DDI_BUF_TRANS_SELECT(0);
a4fc5ed6 3208 }
a4fc5ed6
KP		 3209}
3210
f0a3424e
PZ		 3211/* Properly updates "DP" with the correct signal levels. */
3212static void
3213intel_dp_set_signal_levels(struct intel_dp *intel_dp, uint32_t *DP)
3214{
3215 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
bc7d38a4 3216 enum port port = intel_dig_port->port;
f0a3424e
PZ		 3217 struct drm_device *dev = intel_dig_port->base.base.dev;
3218 uint32_t signal_levels, mask;
3219 uint8_t train_set = intel_dp->train_set[0];
3220
5a9d1f1a 3221 if (IS_HASWELL(dev) || IS_BROADWELL(dev) || INTEL_INFO(dev)->gen >= 9) {
f0a3424e
PZ		 3222 signal_levels = intel_hsw_signal_levels(train_set);
3223 mask = DDI_BUF_EMP_MASK;
e4a1d846
CML		 3224 } else if (IS_CHERRYVIEW(dev)) {
3225 signal_levels = intel_chv_signal_levels(intel_dp);
3226 mask = 0;
e2fa6fba
P		 3227 } else if (IS_VALLEYVIEW(dev)) {
3228 signal_levels = intel_vlv_signal_levels(intel_dp);
3229 mask = 0;
bc7d38a4 3230 } else if (IS_GEN7(dev) && port == PORT_A) {
f0a3424e
PZ		 3231 signal_levels = intel_gen7_edp_signal_levels(train_set);
3232 mask = EDP_LINK_TRAIN_VOL_EMP_MASK_IVB;
bc7d38a4 3233 } else if (IS_GEN6(dev) && port == PORT_A) {
f0a3424e
PZ		 3234 signal_levels = intel_gen6_edp_signal_levels(train_set);
3235 mask = EDP_LINK_TRAIN_VOL_EMP_MASK_SNB;
3236 } else {
3237 signal_levels = intel_gen4_signal_levels(train_set);
3238 mask = DP_VOLTAGE_MASK | DP_PRE_EMPHASIS_MASK;
3239 }
3240
3241 DRM_DEBUG_KMS("Using signal levels %08x\n", signal_levels);
3242
3243 *DP = (*DP & ~mask) | signal_levels;
3244}
3245
a4fc5ed6 3246static bool
ea5b213a 3247intel_dp_set_link_train(struct intel_dp *intel_dp,
70aff66c 3248 uint32_t *DP,
58e10eb9 3249 uint8_t dp_train_pat)
a4fc5ed6 3250{
174edf1f
PZ		 3251 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3252 struct drm_device *dev = intel_dig_port->base.base.dev;
a4fc5ed6 3253 struct drm_i915_private *dev_priv = dev->dev_private;
2cdfe6c8
JN		 3254 uint8_t buf[sizeof(intel_dp->train_set) + 1];
3255 int ret, len;
a4fc5ed6 3256
7b13b58a 3257 _intel_dp_set_link_train(intel_dp, DP, dp_train_pat);
47ea7542 3258
70aff66c 3259 I915_WRITE(intel_dp->output_reg, *DP);
ea5b213a 3260 POSTING_READ(intel_dp->output_reg);
a4fc5ed6 3261
2cdfe6c8
JN		 3262 buf[0] = dp_train_pat;
3263 if ((dp_train_pat & DP_TRAINING_PATTERN_MASK) ==
47ea7542 3264 DP_TRAINING_PATTERN_DISABLE) {
2cdfe6c8
JN		 3265 /* don't write DP_TRAINING_LANEx_SET on disable */
3266 len = 1;
3267 } else {
3268 /* DP_TRAINING_LANEx_SET follow DP_TRAINING_PATTERN_SET */
3269 memcpy(buf + 1, intel_dp->train_set, intel_dp->lane_count);
3270 len = intel_dp->lane_count + 1;
47ea7542 3271 }
a4fc5ed6 3272
9d1a1031
JN		 3273 ret = drm_dp_dpcd_write(&intel_dp->aux, DP_TRAINING_PATTERN_SET,
3274 buf, len);
2cdfe6c8
JN		 3275
3276 return ret == len;
a4fc5ed6
KP		 3277}
3278
70aff66c
JN		 3279static bool
3280intel_dp_reset_link_train(struct intel_dp *intel_dp, uint32_t *DP,
3281 uint8_t dp_train_pat)
3282{
953d22e8 3283 memset(intel_dp->train_set, 0, sizeof(intel_dp->train_set));
70aff66c
JN		 3284 intel_dp_set_signal_levels(intel_dp, DP);
3285 return intel_dp_set_link_train(intel_dp, DP, dp_train_pat);
3286}
3287
3288static bool
3289intel_dp_update_link_train(struct intel_dp *intel_dp, uint32_t *DP,
0301b3ac 3290 const uint8_t link_status[DP_LINK_STATUS_SIZE])
70aff66c
JN		 3291{
3292 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3293 struct drm_device *dev = intel_dig_port->base.base.dev;
3294 struct drm_i915_private *dev_priv = dev->dev_private;
3295 int ret;
3296
3297 intel_get_adjust_train(intel_dp, link_status);
3298 intel_dp_set_signal_levels(intel_dp, DP);
3299
3300 I915_WRITE(intel_dp->output_reg, *DP);
3301 POSTING_READ(intel_dp->output_reg);
3302
9d1a1031
JN		 3303 ret = drm_dp_dpcd_write(&intel_dp->aux, DP_TRAINING_LANE0_SET,
3304 intel_dp->train_set, intel_dp->lane_count);
70aff66c
JN		 3305
3306 return ret == intel_dp->lane_count;
3307}
3308
3ab9c637
ID		 3309static void intel_dp_set_idle_link_train(struct intel_dp *intel_dp)
3310{
3311 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3312 struct drm_device *dev = intel_dig_port->base.base.dev;
3313 struct drm_i915_private *dev_priv = dev->dev_private;
3314 enum port port = intel_dig_port->port;
3315 uint32_t val;
3316
3317 if (!HAS_DDI(dev))
3318 return;
3319
3320 val = I915_READ(DP_TP_CTL(port));
3321 val &= ~DP_TP_CTL_LINK_TRAIN_MASK;
3322 val |= DP_TP_CTL_LINK_TRAIN_IDLE;
3323 I915_WRITE(DP_TP_CTL(port), val);
3324
3325 /*
3326 * On PORT_A we can have only eDP in SST mode. There the only reason
3327 * we need to set idle transmission mode is to work around a HW issue
3328 * where we enable the pipe while not in idle link-training mode.
3329 * In this case there is requirement to wait for a minimum number of
3330 * idle patterns to be sent.
3331 */
3332 if (port == PORT_A)
3333 return;
3334
3335 if (wait_for((I915_READ(DP_TP_STATUS(port)) & DP_TP_STATUS_IDLE_DONE),
3336 1))
3337 DRM_ERROR("Timed out waiting for DP idle patterns\n");
3338}
3339
33a34e4e 3340/* Enable corresponding port and start training pattern 1 */
c19b0669 3341void
33a34e4e 3342intel_dp_start_link_train(struct intel_dp *intel_dp)
a4fc5ed6 3343{
da63a9f2 3344 struct drm_encoder *encoder = &dp_to_dig_port(intel_dp)->base.base;
c19b0669 3345 struct drm_device *dev = encoder->dev;
a4fc5ed6
KP		 3346 int i;
3347 uint8_t voltage;
cdb0e95b 3348 int voltage_tries, loop_tries;
ea5b213a 3349 uint32_t DP = intel_dp->DP;
6aba5b6c 3350 uint8_t link_config[2];
a4fc5ed6 3351
affa9354 3352 if (HAS_DDI(dev))
c19b0669
PZ		 3353 intel_ddi_prepare_link_retrain(encoder);
3354
3cf2efb1 3355 /* Write the link configuration data */
6aba5b6c
JN		 3356 link_config[0] = intel_dp->link_bw;
3357 link_config[1] = intel_dp->lane_count;
3358 if (drm_dp_enhanced_frame_cap(intel_dp->dpcd))
3359 link_config[1] |= DP_LANE_COUNT_ENHANCED_FRAME_EN;
9d1a1031 3360 drm_dp_dpcd_write(&intel_dp->aux, DP_LINK_BW_SET, link_config, 2);
6aba5b6c
JN		 3361
3362 link_config[0] = 0;
3363 link_config[1] = DP_SET_ANSI_8B10B;
9d1a1031 3364 drm_dp_dpcd_write(&intel_dp->aux, DP_DOWNSPREAD_CTRL, link_config, 2);
a4fc5ed6
KP		 3365
3366 DP |= DP_PORT_EN;
1a2eb460 3367
70aff66c
JN		 3368 /* clock recovery */
3369 if (!intel_dp_reset_link_train(intel_dp, &DP,
3370 DP_TRAINING_PATTERN_1 |
3371 DP_LINK_SCRAMBLING_DISABLE)) {
3372 DRM_ERROR("failed to enable link training\n");
3373 return;
3374 }
3375
a4fc5ed6 3376 voltage = 0xff;
cdb0e95b
KP		 3377 voltage_tries = 0;
3378 loop_tries = 0;
a4fc5ed6 3379 for (;;) {
70aff66c 3380 uint8_t link_status[DP_LINK_STATUS_SIZE];
a4fc5ed6 3381
a7c9655f 3382 drm_dp_link_train_clock_recovery_delay(intel_dp->dpcd);
93f62dad
KP		 3383 if (!intel_dp_get_link_status(intel_dp, link_status)) {
3384 DRM_ERROR("failed to get link status\n");
a4fc5ed6 3385 break;
93f62dad 3386 }
a4fc5ed6 3387
01916270 3388 if (drm_dp_clock_recovery_ok(link_status, intel_dp->lane_count)) {
93f62dad 3389 DRM_DEBUG_KMS("clock recovery OK\n");
3cf2efb1
CW		 3390 break;
3391 }
3392
3393 /* Check to see if we've tried the max voltage */
3394 for (i = 0; i < intel_dp->lane_count; i++)
3395 if ((intel_dp->train_set[i] & DP_TRAIN_MAX_SWING_REACHED) == 0)
a4fc5ed6 3396 break;
3b4f819d 3397 if (i == intel_dp->lane_count) {
b06fbda3
DV		 3398 ++loop_tries;
3399 if (loop_tries == 5) {
3def84b3 3400 DRM_ERROR("too many full retries, give up\n");
cdb0e95b
KP		 3401 break;
3402 }
70aff66c
JN		 3403 intel_dp_reset_link_train(intel_dp, &DP,
3404 DP_TRAINING_PATTERN_1 |
3405 DP_LINK_SCRAMBLING_DISABLE);
cdb0e95b
KP		 3406 voltage_tries = 0;
3407 continue;
3408 }
a4fc5ed6 3409
3cf2efb1 3410 /* Check to see if we've tried the same voltage 5 times */
b06fbda3 3411 if ((intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK) == voltage) {
24773670 3412 ++voltage_tries;
b06fbda3 3413 if (voltage_tries == 5) {
3def84b3 3414 DRM_ERROR("too many voltage retries, give up\n");
b06fbda3
DV		 3415 break;
3416 }
3417 } else
3418 voltage_tries = 0;
3419 voltage = intel_dp->train_set[0] & DP_TRAIN_VOLTAGE_SWING_MASK;
a4fc5ed6 3420
70aff66c
JN		 3421 /* Update training set as requested by target */
3422 if (!intel_dp_update_link_train(intel_dp, &DP, link_status)) {
3423 DRM_ERROR("failed to update link training\n");
3424 break;
3425 }
a4fc5ed6
KP		 3426 }
3427
33a34e4e
JB		 3428 intel_dp->DP = DP;
3429}
3430
c19b0669 3431void
33a34e4e
JB		 3432intel_dp_complete_link_train(struct intel_dp *intel_dp)
3433{
33a34e4e 3434 bool channel_eq = false;
37f80975 3435 int tries, cr_tries;
33a34e4e 3436 uint32_t DP = intel_dp->DP;
06ea66b6
TP		 3437 uint32_t training_pattern = DP_TRAINING_PATTERN_2;
3438
3439 /* Training Pattern 3 for HBR2 ot 1.2 devices that support it*/
3440 if (intel_dp->link_bw == DP_LINK_BW_5_4 || intel_dp->use_tps3)
3441 training_pattern = DP_TRAINING_PATTERN_3;
33a34e4e 3442
a4fc5ed6 3443 /* channel equalization */
70aff66c 3444 if (!intel_dp_set_link_train(intel_dp, &DP,
06ea66b6 3445 training_pattern |
70aff66c
JN		 3446 DP_LINK_SCRAMBLING_DISABLE)) {
3447 DRM_ERROR("failed to start channel equalization\n");
3448 return;
3449 }
3450
a4fc5ed6 3451 tries = 0;
37f80975 3452 cr_tries = 0;
a4fc5ed6
KP		 3453 channel_eq = false;
3454 for (;;) {
70aff66c 3455 uint8_t link_status[DP_LINK_STATUS_SIZE];
e3421a18 3456
37f80975
JB		 3457 if (cr_tries > 5) {
3458 DRM_ERROR("failed to train DP, aborting\n");
37f80975
JB		 3459 break;
3460 }
3461
a7c9655f 3462 drm_dp_link_train_channel_eq_delay(intel_dp->dpcd);
70aff66c
JN		 3463 if (!intel_dp_get_link_status(intel_dp, link_status)) {
3464 DRM_ERROR("failed to get link status\n");
a4fc5ed6 3465 break;
70aff66c 3466 }
a4fc5ed6 3467
37f80975 3468 /* Make sure clock is still ok */
01916270 3469 if (!drm_dp_clock_recovery_ok(link_status, intel_dp->lane_count)) {
37f80975 3470 intel_dp_start_link_train(intel_dp);
70aff66c 3471 intel_dp_set_link_train(intel_dp, &DP,
06ea66b6 3472 training_pattern |
70aff66c 3473 DP_LINK_SCRAMBLING_DISABLE);
37f80975
JB		 3474 cr_tries++;
3475 continue;
3476 }
3477
1ffdff13 3478 if (drm_dp_channel_eq_ok(link_status, intel_dp->lane_count)) {
3cf2efb1
CW		 3479 channel_eq = true;
3480 break;
3481 }
a4fc5ed6 3482
37f80975
JB		 3483 /* Try 5 times, then try clock recovery if that fails */
3484 if (tries > 5) {
37f80975 3485 intel_dp_start_link_train(intel_dp);
70aff66c 3486 intel_dp_set_link_train(intel_dp, &DP,
06ea66b6 3487 training_pattern |
70aff66c 3488 DP_LINK_SCRAMBLING_DISABLE);
37f80975
JB		 3489 tries = 0;
3490 cr_tries++;
3491 continue;
3492 }
a4fc5ed6 3493
70aff66c
JN		 3494 /* Update training set as requested by target */
3495 if (!intel_dp_update_link_train(intel_dp, &DP, link_status)) {
3496 DRM_ERROR("failed to update link training\n");
3497 break;
3498 }
3cf2efb1 3499 ++tries;
869184a6 3500 }
3cf2efb1 3501
3ab9c637
ID		 3502 intel_dp_set_idle_link_train(intel_dp);
3503
3504 intel_dp->DP = DP;
3505
d6c0d722 3506 if (channel_eq)
07f42258 3507 DRM_DEBUG_KMS("Channel EQ done. DP Training successful\n");
d6c0d722 3508
3ab9c637
ID		 3509}
3510
3511void intel_dp_stop_link_train(struct intel_dp *intel_dp)
3512{
70aff66c 3513 intel_dp_set_link_train(intel_dp, &intel_dp->DP,
3ab9c637 3514 DP_TRAINING_PATTERN_DISABLE);
a4fc5ed6
KP		 3515}
3516
3517static void
ea5b213a 3518intel_dp_link_down(struct intel_dp *intel_dp)
a4fc5ed6 3519{
da63a9f2 3520 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
bc7d38a4 3521 enum port port = intel_dig_port->port;
da63a9f2 3522 struct drm_device *dev = intel_dig_port->base.base.dev;
a4fc5ed6 3523 struct drm_i915_private *dev_priv = dev->dev_private;
ab527efc
DV		 3524 struct intel_crtc *intel_crtc =
3525 to_intel_crtc(intel_dig_port->base.base.crtc);
ea5b213a 3526 uint32_t DP = intel_dp->DP;
a4fc5ed6 3527
bc76e320 3528 if (WARN_ON(HAS_DDI(dev)))
c19b0669
PZ		 3529 return;
3530
0c33d8d7 3531 if (WARN_ON((I915_READ(intel_dp->output_reg) & DP_PORT_EN) == 0))
1b39d6f3
CW		 3532 return;
3533
28c97730 3534 DRM_DEBUG_KMS("\n");
32f9d658 3535
bc7d38a4 3536 if (HAS_PCH_CPT(dev) && (IS_GEN7(dev) || port != PORT_A)) {
e3421a18 3537 DP &= ~DP_LINK_TRAIN_MASK_CPT;
ea5b213a 3538 I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE_CPT);
e3421a18 3539 } else {
aad3d14d
VS		 3540 if (IS_CHERRYVIEW(dev))
3541 DP &= ~DP_LINK_TRAIN_MASK_CHV;
3542 else
3543 DP &= ~DP_LINK_TRAIN_MASK;
ea5b213a 3544 I915_WRITE(intel_dp->output_reg, DP | DP_LINK_TRAIN_PAT_IDLE);
e3421a18 3545 }
fe255d00 3546 POSTING_READ(intel_dp->output_reg);
5eb08b69 3547
493a7081 3548 if (HAS_PCH_IBX(dev) &&
1b39d6f3 3549 I915_READ(intel_dp->output_reg) & DP_PIPEB_SELECT) {
da63a9f2 3550 struct drm_crtc *crtc = intel_dig_port->base.base.crtc;
31acbcc4 3551
5bddd17f
EA		 3552 /* Hardware workaround: leaving our transcoder select
3553 * set to transcoder B while it's off will prevent the
3554 * corresponding HDMI output on transcoder A.
3555 *
3556 * Combine this with another hardware workaround:
3557 * transcoder select bit can only be cleared while the
3558 * port is enabled.
3559 */
3560 DP &= ~DP_PIPEB_SELECT;
3561 I915_WRITE(intel_dp->output_reg, DP);
3562
3563 /* Changes to enable or select take place the vblank
3564 * after being written.
3565 */
ff50afe9
DV		 3566 if (WARN_ON(crtc == NULL)) {
3567 /* We should never try to disable a port without a crtc
3568 * attached. For paranoia keep the code around for a
3569 * bit. */
31acbcc4
CW		 3570 POSTING_READ(intel_dp->output_reg);
3571 msleep(50);
3572 } else
ab527efc 3573 intel_wait_for_vblank(dev, intel_crtc->pipe);
5bddd17f
EA		 3574 }
3575
832afda6 3576 DP &= ~DP_AUDIO_OUTPUT_ENABLE;
ea5b213a
CW		 3577 I915_WRITE(intel_dp->output_reg, DP & ~DP_PORT_EN);
3578 POSTING_READ(intel_dp->output_reg);
f01eca2e 3579 msleep(intel_dp->panel_power_down_delay);
a4fc5ed6
KP		 3580}
3581
26d61aad
KP		 3582static bool
3583intel_dp_get_dpcd(struct intel_dp *intel_dp)
92fd8fd1 3584{
a031d709
RV		 3585 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
3586 struct drm_device *dev = dig_port->base.base.dev;
3587 struct drm_i915_private *dev_priv = dev->dev_private;
3588
9d1a1031
JN		 3589 if (intel_dp_dpcd_read_wake(&intel_dp->aux, 0x000, intel_dp->dpcd,
3590 sizeof(intel_dp->dpcd)) < 0)
edb39244 3591 return false; /* aux transfer failed */
92fd8fd1 3592
a8e98153 3593 DRM_DEBUG_KMS("DPCD: %*ph\n", (int) sizeof(intel_dp->dpcd), intel_dp->dpcd);
577c7a50 3594
edb39244
AJ		 3595 if (intel_dp->dpcd[DP_DPCD_REV] == 0)
3596 return false; /* DPCD not present */
3597
2293bb5c
SK		 3598 /* Check if the panel supports PSR */
3599 memset(intel_dp->psr_dpcd, 0, sizeof(intel_dp->psr_dpcd));
50003939 3600 if (is_edp(intel_dp)) {
9d1a1031
JN		 3601 intel_dp_dpcd_read_wake(&intel_dp->aux, DP_PSR_SUPPORT,
3602 intel_dp->psr_dpcd,
3603 sizeof(intel_dp->psr_dpcd));
a031d709
RV		 3604 if (intel_dp->psr_dpcd[0] & DP_PSR_IS_SUPPORTED) {
3605 dev_priv->psr.sink_support = true;
50003939 3606 DRM_DEBUG_KMS("Detected EDP PSR Panel.\n");
a031d709 3607 }
50003939
JN		 3608 }
3609
7809a611 3610 /* Training Pattern 3 support, both source and sink */
06ea66b6 3611 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x12 &&
7809a611
JN		 3612 intel_dp->dpcd[DP_MAX_LANE_COUNT] & DP_TPS3_SUPPORTED &&
3613 (IS_HASWELL(dev_priv) || INTEL_INFO(dev_priv)->gen >= 8)) {
06ea66b6 3614 intel_dp->use_tps3 = true;
f8d8a672 3615 DRM_DEBUG_KMS("Displayport TPS3 supported\n");
06ea66b6
TP		 3616 } else
3617 intel_dp->use_tps3 = false;
3618
edb39244
AJ		 3619 if (!(intel_dp->dpcd[DP_DOWNSTREAMPORT_PRESENT] &
3620 DP_DWN_STRM_PORT_PRESENT))
3621 return true; /* native DP sink */
3622
3623 if (intel_dp->dpcd[DP_DPCD_REV] == 0x10)
3624 return true; /* no per-port downstream info */
3625
9d1a1031
JN		 3626 if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_DOWNSTREAM_PORT_0,
3627 intel_dp->downstream_ports,
3628 DP_MAX_DOWNSTREAM_PORTS) < 0)
edb39244
AJ		 3629 return false; /* downstream port status fetch failed */
3630
3631 return true;
92fd8fd1
KP		 3632}
3633
0d198328
AJ		 3634static void
3635intel_dp_probe_oui(struct intel_dp *intel_dp)
3636{
3637 u8 buf[3];
3638
3639 if (!(intel_dp->dpcd[DP_DOWN_STREAM_PORT_COUNT] & DP_OUI_SUPPORT))
3640 return;
3641
9d1a1031 3642 if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_SINK_OUI, buf, 3) == 3)
0d198328
AJ		 3643 DRM_DEBUG_KMS("Sink OUI: %02hx%02hx%02hx\n",
3644 buf[0], buf[1], buf[2]);
3645
9d1a1031 3646 if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_BRANCH_OUI, buf, 3) == 3)
0d198328
AJ		 3647 DRM_DEBUG_KMS("Branch OUI: %02hx%02hx%02hx\n",
3648 buf[0], buf[1], buf[2]);
3649}
3650
0e32b39c
DA		 3651static bool
3652intel_dp_probe_mst(struct intel_dp *intel_dp)
3653{
3654 u8 buf[1];
3655
3656 if (!intel_dp->can_mst)
3657 return false;
3658
3659 if (intel_dp->dpcd[DP_DPCD_REV] < 0x12)
3660 return false;
3661
0e32b39c
DA		 3662 if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_MSTM_CAP, buf, 1)) {
3663 if (buf[0] & DP_MST_CAP) {
3664 DRM_DEBUG_KMS("Sink is MST capable\n");
3665 intel_dp->is_mst = true;
3666 } else {
3667 DRM_DEBUG_KMS("Sink is not MST capable\n");
3668 intel_dp->is_mst = false;
3669 }
3670 }
0e32b39c
DA		 3671
3672 drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst_mgr, intel_dp->is_mst);
3673 return intel_dp->is_mst;
3674}
3675
d2e216d0
RV		 3676int intel_dp_sink_crc(struct intel_dp *intel_dp, u8 *crc)
3677{
3678 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3679 struct drm_device *dev = intel_dig_port->base.base.dev;
3680 struct intel_crtc *intel_crtc =
3681 to_intel_crtc(intel_dig_port->base.base.crtc);
ad9dc91b
RV		 3682 u8 buf;
3683 int test_crc_count;
3684 int attempts = 6;
d2e216d0 3685
ad9dc91b 3686 if (drm_dp_dpcd_readb(&intel_dp->aux, DP_TEST_SINK_MISC, &buf) < 0)
bda0381e 3687 return -EIO;
d2e216d0 3688
ad9dc91b 3689 if (!(buf & DP_TEST_CRC_SUPPORTED))
d2e216d0
RV		 3690 return -ENOTTY;
3691
1dda5f93
RV		 3692 if (drm_dp_dpcd_readb(&intel_dp->aux, DP_TEST_SINK, &buf) < 0)
3693 return -EIO;
3694
9d1a1031 3695 if (drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_SINK,
ce31d9f4 3696 buf | DP_TEST_SINK_START) < 0)
bda0381e 3697 return -EIO;
d2e216d0 3698
1dda5f93 3699 if (drm_dp_dpcd_readb(&intel_dp->aux, DP_TEST_SINK_MISC, &buf) < 0)
bda0381e 3700 return -EIO;
ad9dc91b 3701 test_crc_count = buf & DP_TEST_COUNT_MASK;
d2e216d0 3702
ad9dc91b 3703 do {
1dda5f93
RV		 3704 if (drm_dp_dpcd_readb(&intel_dp->aux,
3705 DP_TEST_SINK_MISC, &buf) < 0)
3706 return -EIO;
ad9dc91b
RV		 3707 intel_wait_for_vblank(dev, intel_crtc->pipe);
3708 } while (--attempts && (buf & DP_TEST_COUNT_MASK) == test_crc_count);
3709
3710 if (attempts == 0) {
90bd1f46
DV		 3711 DRM_DEBUG_KMS("Panel is unable to calculate CRC after 6 vblanks\n");
3712 return -ETIMEDOUT;
ad9dc91b 3713 }
d2e216d0 3714
9d1a1031 3715 if (drm_dp_dpcd_read(&intel_dp->aux, DP_TEST_CRC_R_CR, crc, 6) < 0)
bda0381e 3716 return -EIO;
d2e216d0 3717
1dda5f93
RV		 3718 if (drm_dp_dpcd_readb(&intel_dp->aux, DP_TEST_SINK, &buf) < 0)
3719 return -EIO;
3720 if (drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_SINK,
3721 buf & ~DP_TEST_SINK_START) < 0)
3722 return -EIO;
ce31d9f4 3723
d2e216d0
RV		 3724 return 0;
3725}
3726
a60f0e38
JB		 3727static bool
3728intel_dp_get_sink_irq(struct intel_dp *intel_dp, u8 *sink_irq_vector)
3729{
9d1a1031
JN		 3730 return intel_dp_dpcd_read_wake(&intel_dp->aux,
3731 DP_DEVICE_SERVICE_IRQ_VECTOR,
3732 sink_irq_vector, 1) == 1;
a60f0e38
JB		 3733}
3734
0e32b39c
DA		 3735static bool
3736intel_dp_get_sink_irq_esi(struct intel_dp *intel_dp, u8 *sink_irq_vector)
3737{
3738 int ret;
3739
3740 ret = intel_dp_dpcd_read_wake(&intel_dp->aux,
3741 DP_SINK_COUNT_ESI,
3742 sink_irq_vector, 14);
3743 if (ret != 14)
3744 return false;
3745
3746 return true;
3747}
3748
a60f0e38
JB		 3749static void
3750intel_dp_handle_test_request(struct intel_dp *intel_dp)
3751{
3752 /* NAK by default */
9d1a1031 3753 drm_dp_dpcd_writeb(&intel_dp->aux, DP_TEST_RESPONSE, DP_TEST_NAK);
a60f0e38
JB		 3754}
3755
0e32b39c
DA		 3756static int
3757intel_dp_check_mst_status(struct intel_dp *intel_dp)
3758{
3759 bool bret;
3760
3761 if (intel_dp->is_mst) {
3762 u8 esi[16] = { 0 };
3763 int ret = 0;
3764 int retry;
3765 bool handled;
3766 bret = intel_dp_get_sink_irq_esi(intel_dp, esi);
3767go_again:
3768 if (bret == true) {
3769
3770 /* check link status - esi[10] = 0x200c */
3771 if (intel_dp->active_mst_links && !drm_dp_channel_eq_ok(&esi[10], intel_dp->lane_count)) {
3772 DRM_DEBUG_KMS("channel EQ not ok, retraining\n");
3773 intel_dp_start_link_train(intel_dp);
3774 intel_dp_complete_link_train(intel_dp);
3775 intel_dp_stop_link_train(intel_dp);
3776 }
3777
6f34cc39 3778 DRM_DEBUG_KMS("got esi %3ph\n", esi);
0e32b39c
DA		 3779 ret = drm_dp_mst_hpd_irq(&intel_dp->mst_mgr, esi, &handled);
3780
3781 if (handled) {
3782 for (retry = 0; retry < 3; retry++) {
3783 int wret;
3784 wret = drm_dp_dpcd_write(&intel_dp->aux,
3785 DP_SINK_COUNT_ESI+1,
3786 &esi[1], 3);
3787 if (wret == 3) {
3788 break;
3789 }
3790 }
3791
3792 bret = intel_dp_get_sink_irq_esi(intel_dp, esi);
3793 if (bret == true) {
6f34cc39 3794 DRM_DEBUG_KMS("got esi2 %3ph\n", esi);
0e32b39c
DA		 3795 goto go_again;
3796 }
3797 } else
3798 ret = 0;
3799
3800 return ret;
3801 } else {
3802 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3803 DRM_DEBUG_KMS("failed to get ESI - device may have failed\n");
3804 intel_dp->is_mst = false;
3805 drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst_mgr, intel_dp->is_mst);
3806 /* send a hotplug event */
3807 drm_kms_helper_hotplug_event(intel_dig_port->base.base.dev);
3808 }
3809 }
3810 return -EINVAL;
3811}
3812
a4fc5ed6
KP		 3813/*
3814 * According to DP spec
3815 * 5.1.2:
3816 * 1. Read DPCD
3817 * 2. Configure link according to Receiver Capabilities
3818 * 3. Use Link Training from 2.5.3.3 and 3.5.1.3
3819 * 4. Check link status on receipt of hot-plug interrupt
3820 */
00c09d70 3821void
ea5b213a 3822intel_dp_check_link_status(struct intel_dp *intel_dp)
a4fc5ed6 3823{
5b215bcf 3824 struct drm_device *dev = intel_dp_to_dev(intel_dp);
da63a9f2 3825 struct intel_encoder *intel_encoder = &dp_to_dig_port(intel_dp)->base;
a60f0e38 3826 u8 sink_irq_vector;
93f62dad 3827 u8 link_status[DP_LINK_STATUS_SIZE];
a60f0e38 3828
5b215bcf
DA		 3829 WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex));
3830
da63a9f2 3831 if (!intel_encoder->connectors_active)
d2b996ac 3832 return;
59cd09e1 3833
da63a9f2 3834 if (WARN_ON(!intel_encoder->base.crtc))
a4fc5ed6
KP		 3835 return;
3836
1a125d8a
ID		 3837 if (!to_intel_crtc(intel_encoder->base.crtc)->active)
3838 return;
3839
92fd8fd1 3840 /* Try to read receiver status if the link appears to be up */
93f62dad 3841 if (!intel_dp_get_link_status(intel_dp, link_status)) {
a4fc5ed6
KP		 3842 return;
3843 }
3844
92fd8fd1 3845 /* Now read the DPCD to see if it's actually running */
26d61aad 3846 if (!intel_dp_get_dpcd(intel_dp)) {
59cd09e1
JB		 3847 return;
3848 }
3849
a60f0e38
JB		 3850 /* Try to read the source of the interrupt */
3851 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 &&
3852 intel_dp_get_sink_irq(intel_dp, &sink_irq_vector)) {
3853 /* Clear interrupt source */
9d1a1031
JN		 3854 drm_dp_dpcd_writeb(&intel_dp->aux,
3855 DP_DEVICE_SERVICE_IRQ_VECTOR,
3856 sink_irq_vector);
a60f0e38
JB		 3857
3858 if (sink_irq_vector & DP_AUTOMATED_TEST_REQUEST)
3859 intel_dp_handle_test_request(intel_dp);
3860 if (sink_irq_vector & (DP_CP_IRQ | DP_SINK_SPECIFIC_IRQ))
3861 DRM_DEBUG_DRIVER("CP or sink specific irq unhandled\n");
3862 }
3863
1ffdff13 3864 if (!drm_dp_channel_eq_ok(link_status, intel_dp->lane_count)) {
92fd8fd1 3865 DRM_DEBUG_KMS("%s: channel EQ not ok, retraining\n",
8e329a03 3866 intel_encoder->base.name);
33a34e4e
JB		 3867 intel_dp_start_link_train(intel_dp);
3868 intel_dp_complete_link_train(intel_dp);
3ab9c637 3869 intel_dp_stop_link_train(intel_dp);
33a34e4e 3870 }
a4fc5ed6 3871}
a4fc5ed6 3872
caf9ab24 3873/* XXX this is probably wrong for multiple downstream ports */
71ba9000 3874static enum drm_connector_status
26d61aad 3875intel_dp_detect_dpcd(struct intel_dp *intel_dp)
71ba9000 3876{
caf9ab24 3877 uint8_t *dpcd = intel_dp->dpcd;
caf9ab24
AJ		 3878 uint8_t type;
3879
3880 if (!intel_dp_get_dpcd(intel_dp))
3881 return connector_status_disconnected;
3882
3883 /* if there's no downstream port, we're done */
3884 if (!(dpcd[DP_DOWNSTREAMPORT_PRESENT] & DP_DWN_STRM_PORT_PRESENT))
26d61aad 3885 return connector_status_connected;
caf9ab24
AJ		 3886
3887 /* If we're HPD-aware, SINK_COUNT changes dynamically */
c9ff160b
JN		 3888 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11 &&
3889 intel_dp->downstream_ports[0] & DP_DS_PORT_HPD) {
23235177 3890 uint8_t reg;
9d1a1031
JN		 3891
3892 if (intel_dp_dpcd_read_wake(&intel_dp->aux, DP_SINK_COUNT,
3893 &reg, 1) < 0)
caf9ab24 3894 return connector_status_unknown;
9d1a1031 3895
23235177
AJ		 3896 return DP_GET_SINK_COUNT(reg) ? connector_status_connected
3897 : connector_status_disconnected;
caf9ab24
AJ		 3898 }
3899
3900 /* If no HPD, poke DDC gently */
0b99836f 3901 if (drm_probe_ddc(&intel_dp->aux.ddc))
26d61aad 3902 return connector_status_connected;
caf9ab24
AJ		 3903
3904 /* Well we tried, say unknown for unreliable port types */
c9ff160b
JN		 3905 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11) {
3906 type = intel_dp->downstream_ports[0] & DP_DS_PORT_TYPE_MASK;
3907 if (type == DP_DS_PORT_TYPE_VGA ||
3908 type == DP_DS_PORT_TYPE_NON_EDID)
3909 return connector_status_unknown;
3910 } else {
3911 type = intel_dp->dpcd[DP_DOWNSTREAMPORT_PRESENT] &
3912 DP_DWN_STRM_PORT_TYPE_MASK;
3913 if (type == DP_DWN_STRM_PORT_TYPE_ANALOG ||
3914 type == DP_DWN_STRM_PORT_TYPE_OTHER)
3915 return connector_status_unknown;
3916 }
caf9ab24
AJ		 3917
3918 /* Anything else is out of spec, warn and ignore */
3919 DRM_DEBUG_KMS("Broken DP branch device, ignoring\n");
26d61aad 3920 return connector_status_disconnected;
71ba9000
AJ		 3921}
3922
d410b56d
CW		 3923static enum drm_connector_status
3924edp_detect(struct intel_dp *intel_dp)
3925{
3926 struct drm_device *dev = intel_dp_to_dev(intel_dp);
3927 enum drm_connector_status status;
3928
3929 status = intel_panel_detect(dev);
3930 if (status == connector_status_unknown)
3931 status = connector_status_connected;
3932
3933 return status;
3934}
3935
5eb08b69 3936static enum drm_connector_status
a9756bb5 3937ironlake_dp_detect(struct intel_dp *intel_dp)
5eb08b69 3938{
30add22d 3939 struct drm_device *dev = intel_dp_to_dev(intel_dp);
1b469639
DL		 3940 struct drm_i915_private *dev_priv = dev->dev_private;
3941 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
01cb9ea6 3942
1b469639
DL		 3943 if (!ibx_digital_port_connected(dev_priv, intel_dig_port))
3944 return connector_status_disconnected;
3945
26d61aad 3946 return intel_dp_detect_dpcd(intel_dp);
5eb08b69
ZW		 3947}
3948
2a592bec
DA		 3949static int g4x_digital_port_connected(struct drm_device *dev,
3950 struct intel_digital_port *intel_dig_port)
a4fc5ed6 3951{
a4fc5ed6 3952 struct drm_i915_private *dev_priv = dev->dev_private;
10f76a38 3953 uint32_t bit;
5eb08b69 3954
232a6ee9
TP		 3955 if (IS_VALLEYVIEW(dev)) {
3956 switch (intel_dig_port->port) {
3957 case PORT_B:
3958 bit = PORTB_HOTPLUG_LIVE_STATUS_VLV;
3959 break;
3960 case PORT_C:
3961 bit = PORTC_HOTPLUG_LIVE_STATUS_VLV;
3962 break;
3963 case PORT_D:
3964 bit = PORTD_HOTPLUG_LIVE_STATUS_VLV;
3965 break;
3966 default:
2a592bec 3967 return -EINVAL;
232a6ee9
TP		 3968 }
3969 } else {
3970 switch (intel_dig_port->port) {
3971 case PORT_B:
3972 bit = PORTB_HOTPLUG_LIVE_STATUS_G4X;
3973 break;
3974 case PORT_C:
3975 bit = PORTC_HOTPLUG_LIVE_STATUS_G4X;
3976 break;
3977 case PORT_D:
3978 bit = PORTD_HOTPLUG_LIVE_STATUS_G4X;
3979 break;
3980 default:
2a592bec 3981 return -EINVAL;
232a6ee9 3982 }
a4fc5ed6
KP		 3983 }
3984
10f76a38 3985 if ((I915_READ(PORT_HOTPLUG_STAT) & bit) == 0)
2a592bec
DA		 3986 return 0;
3987 return 1;
3988}
3989
3990static enum drm_connector_status
3991g4x_dp_detect(struct intel_dp *intel_dp)
3992{
3993 struct drm_device *dev = intel_dp_to_dev(intel_dp);
3994 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
3995 int ret;
3996
3997 /* Can't disconnect eDP, but you can close the lid... */
3998 if (is_edp(intel_dp)) {
3999 enum drm_connector_status status;
4000
4001 status = intel_panel_detect(dev);
4002 if (status == connector_status_unknown)
4003 status = connector_status_connected;
4004 return status;
4005 }
4006
4007 ret = g4x_digital_port_connected(dev, intel_dig_port);
4008 if (ret == -EINVAL)
4009 return connector_status_unknown;
4010 else if (ret == 0)
a4fc5ed6
KP		 4011 return connector_status_disconnected;
4012
26d61aad 4013 return intel_dp_detect_dpcd(intel_dp);
a9756bb5
ZW		 4014}
4015
8c241fef 4016static struct edid *
beb60608 4017intel_dp_get_edid(struct intel_dp *intel_dp)
8c241fef 4018{
beb60608 4019 struct intel_connector *intel_connector = intel_dp->attached_connector;
d6f24d0f 4020
9cd300e0
JN		 4021 /* use cached edid if we have one */
4022 if (intel_connector->edid) {
9cd300e0
JN		 4023 /* invalid edid */
4024 if (IS_ERR(intel_connector->edid))
d6f24d0f
JB		 4025 return NULL;
4026
55e9edeb 4027 return drm_edid_duplicate(intel_connector->edid);
beb60608
CW		 4028 } else
4029 return drm_get_edid(&intel_connector->base,
4030 &intel_dp->aux.ddc);
4031}
8c241fef 4032
beb60608
CW		 4033static void
4034intel_dp_set_edid(struct intel_dp *intel_dp)
4035{
4036 struct intel_connector *intel_connector = intel_dp->attached_connector;
4037 struct edid *edid;
8c241fef 4038
beb60608
CW		 4039 edid = intel_dp_get_edid(intel_dp);
4040 intel_connector->detect_edid = edid;
4041
4042 if (intel_dp->force_audio != HDMI_AUDIO_AUTO)
4043 intel_dp->has_audio = intel_dp->force_audio == HDMI_AUDIO_ON;
4044 else
4045 intel_dp->has_audio = drm_detect_monitor_audio(edid);
8c241fef
KP		 4046}
4047
beb60608
CW		 4048static void
4049intel_dp_unset_edid(struct intel_dp *intel_dp)
8c241fef 4050{
beb60608 4051 struct intel_connector *intel_connector = intel_dp->attached_connector;
8c241fef 4052
beb60608
CW		 4053 kfree(intel_connector->detect_edid);
4054 intel_connector->detect_edid = NULL;
9cd300e0 4055
beb60608
CW		 4056 intel_dp->has_audio = false;
4057}
d6f24d0f 4058
beb60608
CW		 4059static enum intel_display_power_domain
4060intel_dp_power_get(struct intel_dp *dp)
4061{
4062 struct intel_encoder *encoder = &dp_to_dig_port(dp)->base;
4063 enum intel_display_power_domain power_domain;
4064
4065 power_domain = intel_display_port_power_domain(encoder);
4066 intel_display_power_get(to_i915(encoder->base.dev), power_domain);
4067
4068 return power_domain;
4069}
d6f24d0f 4070
beb60608
CW		 4071static void
4072intel_dp_power_put(struct intel_dp *dp,
4073 enum intel_display_power_domain power_domain)
4074{
4075 struct intel_encoder *encoder = &dp_to_dig_port(dp)->base;
4076 intel_display_power_put(to_i915(encoder->base.dev), power_domain);
8c241fef
KP		 4077}
4078
a9756bb5
ZW		 4079static enum drm_connector_status
4080intel_dp_detect(struct drm_connector *connector, bool force)
4081{
4082 struct intel_dp *intel_dp = intel_attached_dp(connector);
d63885da
PZ		 4083 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
4084 struct intel_encoder *intel_encoder = &intel_dig_port->base;
fa90ecef 4085 struct drm_device *dev = connector->dev;
a9756bb5 4086 enum drm_connector_status status;
671dedd2 4087 enum intel_display_power_domain power_domain;
0e32b39c 4088 bool ret;
a9756bb5 4089
164c8598 4090 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
c23cc417 4091 connector->base.id, connector->name);
beb60608 4092 intel_dp_unset_edid(intel_dp);
164c8598 4093
0e32b39c
DA		 4094 if (intel_dp->is_mst) {
4095 /* MST devices are disconnected from a monitor POV */
4096 if (intel_encoder->type != INTEL_OUTPUT_EDP)
4097 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
beb60608 4098 return connector_status_disconnected;
0e32b39c
DA		 4099 }
4100
beb60608 4101 power_domain = intel_dp_power_get(intel_dp);
a9756bb5 4102
d410b56d
CW		 4103 /* Can't disconnect eDP, but you can close the lid... */
4104 if (is_edp(intel_dp))
4105 status = edp_detect(intel_dp);
4106 else if (HAS_PCH_SPLIT(dev))
a9756bb5
ZW		 4107 status = ironlake_dp_detect(intel_dp);
4108 else
4109 status = g4x_dp_detect(intel_dp);
4110 if (status != connector_status_connected)
c8c8fb33 4111 goto out;
a9756bb5 4112
0d198328
AJ		 4113 intel_dp_probe_oui(intel_dp);
4114
0e32b39c
DA		 4115 ret = intel_dp_probe_mst(intel_dp);
4116 if (ret) {
4117 /* if we are in MST mode then this connector
4118 won't appear connected or have anything with EDID on it */
4119 if (intel_encoder->type != INTEL_OUTPUT_EDP)
4120 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
4121 status = connector_status_disconnected;
4122 goto out;
4123 }
4124
beb60608 4125 intel_dp_set_edid(intel_dp);
a9756bb5 4126
d63885da
PZ		 4127 if (intel_encoder->type != INTEL_OUTPUT_EDP)
4128 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
c8c8fb33
PZ		 4129 status = connector_status_connected;
4130
4131out:
beb60608 4132 intel_dp_power_put(intel_dp, power_domain);
c8c8fb33 4133 return status;
a4fc5ed6
KP		 4134}
4135
beb60608
CW		 4136static void
4137intel_dp_force(struct drm_connector *connector)
a4fc5ed6 4138{
df0e9248 4139 struct intel_dp *intel_dp = intel_attached_dp(connector);
beb60608 4140 struct intel_encoder *intel_encoder = &dp_to_dig_port(intel_dp)->base;
671dedd2 4141 enum intel_display_power_domain power_domain;
a4fc5ed6 4142
beb60608
CW		 4143 DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n",
4144 connector->base.id, connector->name);
4145 intel_dp_unset_edid(intel_dp);
a4fc5ed6 4146
beb60608
CW		 4147 if (connector->status != connector_status_connected)
4148 return;
671dedd2 4149
beb60608
CW		 4150 power_domain = intel_dp_power_get(intel_dp);
4151
4152 intel_dp_set_edid(intel_dp);
4153
4154 intel_dp_power_put(intel_dp, power_domain);
4155
4156 if (intel_encoder->type != INTEL_OUTPUT_EDP)
4157 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
4158}
4159
4160static int intel_dp_get_modes(struct drm_connector *connector)
4161{
4162 struct intel_connector *intel_connector = to_intel_connector(connector);
4163 struct edid *edid;
4164
4165 edid = intel_connector->detect_edid;
4166 if (edid) {
4167 int ret = intel_connector_update_modes(connector, edid);
4168 if (ret)
4169 return ret;
4170 }
32f9d658 4171
f8779fda 4172 /* if eDP has no EDID, fall back to fixed mode */
beb60608
CW		 4173 if (is_edp(intel_attached_dp(connector)) &&
4174 intel_connector->panel.fixed_mode) {
f8779fda 4175 struct drm_display_mode *mode;
beb60608
CW		 4176
4177 mode = drm_mode_duplicate(connector->dev,
dd06f90e 4178 intel_connector->panel.fixed_mode);
f8779fda 4179 if (mode) {
32f9d658
ZW		 4180 drm_mode_probed_add(connector, mode);
4181 return 1;
4182 }
4183 }
beb60608 4184
32f9d658 4185 return 0;
a4fc5ed6
KP		 4186}
4187
1aad7ac0
CW		 4188static bool
4189intel_dp_detect_audio(struct drm_connector *connector)
4190{
1aad7ac0 4191 bool has_audio = false;
beb60608 4192 struct edid *edid;
1aad7ac0 4193
beb60608
CW		 4194 edid = to_intel_connector(connector)->detect_edid;
4195 if (edid)
1aad7ac0 4196 has_audio = drm_detect_monitor_audio(edid);
671dedd2 4197
1aad7ac0
CW		 4198 return has_audio;
4199}
4200
f684960e
CW		 4201static int
4202intel_dp_set_property(struct drm_connector *connector,
4203 struct drm_property *property,
4204 uint64_t val)
4205{
e953fd7b 4206 struct drm_i915_private *dev_priv = connector->dev->dev_private;
53b41837 4207 struct intel_connector *intel_connector = to_intel_connector(connector);
da63a9f2
PZ		 4208 struct intel_encoder *intel_encoder = intel_attached_encoder(connector);
4209 struct intel_dp *intel_dp = enc_to_intel_dp(&intel_encoder->base);
f684960e
CW		 4210 int ret;
4211
662595df 4212 ret = drm_object_property_set_value(&connector->base, property, val);
f684960e
CW		 4213 if (ret)
4214 return ret;
4215
3f43c48d 4216 if (property == dev_priv->force_audio_property) {
1aad7ac0
CW		 4217 int i = val;
4218 bool has_audio;
4219
4220 if (i == intel_dp->force_audio)
f684960e
CW		 4221 return 0;
4222
1aad7ac0 4223 intel_dp->force_audio = i;
f684960e 4224
c3e5f67b 4225 if (i == HDMI_AUDIO_AUTO)
1aad7ac0
CW		 4226 has_audio = intel_dp_detect_audio(connector);
4227 else
c3e5f67b 4228 has_audio = (i == HDMI_AUDIO_ON);
1aad7ac0
CW		 4229
4230 if (has_audio == intel_dp->has_audio)
f684960e
CW		 4231 return 0;
4232
1aad7ac0 4233 intel_dp->has_audio = has_audio;
f684960e
CW		 4234 goto done;
4235 }
4236
e953fd7b 4237 if (property == dev_priv->broadcast_rgb_property) {
ae4edb80
DV		 4238 bool old_auto = intel_dp->color_range_auto;
4239 uint32_t old_range = intel_dp->color_range;
4240
55bc60db
VS		 4241 switch (val) {
4242 case INTEL_BROADCAST_RGB_AUTO:
4243 intel_dp->color_range_auto = true;
4244 break;
4245 case INTEL_BROADCAST_RGB_FULL:
4246 intel_dp->color_range_auto = false;
4247 intel_dp->color_range = 0;
4248 break;
4249 case INTEL_BROADCAST_RGB_LIMITED:
4250 intel_dp->color_range_auto = false;
4251 intel_dp->color_range = DP_COLOR_RANGE_16_235;
4252 break;
4253 default:
4254 return -EINVAL;
4255 }
ae4edb80
DV		 4256
4257 if (old_auto == intel_dp->color_range_auto &&
4258 old_range == intel_dp->color_range)
4259 return 0;
4260
e953fd7b
CW		 4261 goto done;
4262 }
4263
53b41837
YN		 4264 if (is_edp(intel_dp) &&
4265 property == connector->dev->mode_config.scaling_mode_property) {
4266 if (val == DRM_MODE_SCALE_NONE) {
4267 DRM_DEBUG_KMS("no scaling not supported\n");
4268 return -EINVAL;
4269 }
4270
4271 if (intel_connector->panel.fitting_mode == val) {
4272 /* the eDP scaling property is not changed */
4273 return 0;
4274 }
4275 intel_connector->panel.fitting_mode = val;
4276
4277 goto done;
4278 }
4279
f684960e
CW		 4280 return -EINVAL;
4281
4282done:
c0c36b94
CW		 4283 if (intel_encoder->base.crtc)
4284 intel_crtc_restore_mode(intel_encoder->base.crtc);
f684960e
CW		 4285
4286 return 0;
4287}
4288
a4fc5ed6 4289static void
73845adf 4290intel_dp_connector_destroy(struct drm_connector *connector)
a4fc5ed6 4291{
1d508706 4292 struct intel_connector *intel_connector = to_intel_connector(connector);
aaa6fd2a 4293
10e972d3 4294 kfree(intel_connector->detect_edid);
beb60608 4295
9cd300e0
JN		 4296 if (!IS_ERR_OR_NULL(intel_connector->edid))
4297 kfree(intel_connector->edid);
4298
acd8db10
PZ		 4299 /* Can't call is_edp() since the encoder may have been destroyed
4300 * already. */
4301 if (connector->connector_type == DRM_MODE_CONNECTOR_eDP)
1d508706 4302 intel_panel_fini(&intel_connector->panel);
aaa6fd2a 4303
a4fc5ed6 4304 drm_connector_cleanup(connector);
55f78c43 4305 kfree(connector);
a4fc5ed6
KP		 4306}
4307
00c09d70 4308void intel_dp_encoder_destroy(struct drm_encoder *encoder)
24d05927 4309{
da63a9f2
PZ		 4310 struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder);
4311 struct intel_dp *intel_dp = &intel_dig_port->dp;
24d05927 4312
4f71d0cb 4313 drm_dp_aux_unregister(&intel_dp->aux);
0e32b39c 4314 intel_dp_mst_encoder_cleanup(intel_dig_port);
bd943159
KP		 4315 if (is_edp(intel_dp)) {
4316 cancel_delayed_work_sync(&intel_dp->panel_vdd_work);
951468f3
VS		 4317 /*
4318 * vdd might still be enabled do to the delayed vdd off.
4319 * Make sure vdd is actually turned off here.
4320 */
773538e8 4321 pps_lock(intel_dp);
4be73780 4322 edp_panel_vdd_off_sync(intel_dp);
773538e8
VS		 4323 pps_unlock(intel_dp);
4324
01527b31
CT		 4325 if (intel_dp->edp_notifier.notifier_call) {
4326 unregister_reboot_notifier(&intel_dp->edp_notifier);
4327 intel_dp->edp_notifier.notifier_call = NULL;
4328 }
bd943159 4329 }
c8bd0e49 4330 drm_encoder_cleanup(encoder);
da63a9f2 4331 kfree(intel_dig_port);
24d05927
DV		 4332}
4333
07f9cd0b
ID		 4334static void intel_dp_encoder_suspend(struct intel_encoder *intel_encoder)
4335{
4336 struct intel_dp *intel_dp = enc_to_intel_dp(&intel_encoder->base);
4337
4338 if (!is_edp(intel_dp))
4339 return;
4340
951468f3
VS		 4341 /*
4342 * vdd might still be enabled do to the delayed vdd off.
4343 * Make sure vdd is actually turned off here.
4344 */
afa4e53a 4345 cancel_delayed_work_sync(&intel_dp->panel_vdd_work);
773538e8 4346 pps_lock(intel_dp);
07f9cd0b 4347 edp_panel_vdd_off_sync(intel_dp);
773538e8 4348 pps_unlock(intel_dp);
07f9cd0b
ID		 4349}
4350
49e6bc51
VS		 4351static void intel_edp_panel_vdd_sanitize(struct intel_dp *intel_dp)
4352{
4353 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
4354 struct drm_device *dev = intel_dig_port->base.base.dev;
4355 struct drm_i915_private *dev_priv = dev->dev_private;
4356 enum intel_display_power_domain power_domain;
4357
4358 lockdep_assert_held(&dev_priv->pps_mutex);
4359
4360 if (!edp_have_panel_vdd(intel_dp))
4361 return;
4362
4363 /*
4364 * The VDD bit needs a power domain reference, so if the bit is
4365 * already enabled when we boot or resume, grab this reference and
4366 * schedule a vdd off, so we don't hold on to the reference
4367 * indefinitely.
4368 */
4369 DRM_DEBUG_KMS("VDD left on by BIOS, adjusting state tracking\n");
4370 power_domain = intel_display_port_power_domain(&intel_dig_port->base);
4371 intel_display_power_get(dev_priv, power_domain);
4372
4373 edp_panel_vdd_schedule_off(intel_dp);
4374}
4375
6d93c0c4
ID		 4376static void intel_dp_encoder_reset(struct drm_encoder *encoder)
4377{
49e6bc51
VS		 4378 struct intel_dp *intel_dp;
4379
4380 if (to_intel_encoder(encoder)->type != INTEL_OUTPUT_EDP)
4381 return;
4382
4383 intel_dp = enc_to_intel_dp(encoder);
4384
4385 pps_lock(intel_dp);
4386
4387 /*
4388 * Read out the current power sequencer assignment,
4389 * in case the BIOS did something with it.
4390 */
4391 if (IS_VALLEYVIEW(encoder->dev))
4392 vlv_initial_power_sequencer_setup(intel_dp);
4393
4394 intel_edp_panel_vdd_sanitize(intel_dp);
4395
4396 pps_unlock(intel_dp);
6d93c0c4
ID		 4397}
4398
a4fc5ed6 4399static const struct drm_connector_funcs intel_dp_connector_funcs = {
2bd2ad64 4400 .dpms = intel_connector_dpms,
a4fc5ed6 4401 .detect = intel_dp_detect,
beb60608 4402 .force = intel_dp_force,
a4fc5ed6 4403 .fill_modes = drm_helper_probe_single_connector_modes,
f684960e 4404 .set_property = intel_dp_set_property,
2545e4a6 4405 .atomic_get_property = intel_connector_atomic_get_property,
73845adf 4406 .destroy = intel_dp_connector_destroy,
c6f95f27 4407 .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
a4fc5ed6
KP		 4408};
4409
4410static const struct drm_connector_helper_funcs intel_dp_connector_helper_funcs = {
4411 .get_modes = intel_dp_get_modes,
4412 .mode_valid = intel_dp_mode_valid,
df0e9248 4413 .best_encoder = intel_best_encoder,
a4fc5ed6
KP		 4414};
4415
a4fc5ed6 4416static const struct drm_encoder_funcs intel_dp_enc_funcs = {
6d93c0c4 4417 .reset = intel_dp_encoder_reset,
24d05927 4418 .destroy = intel_dp_encoder_destroy,
a4fc5ed6
KP		 4419};
4420
0e32b39c 4421void
21d40d37 4422intel_dp_hot_plug(struct intel_encoder *intel_encoder)
c8110e52 4423{
0e32b39c 4424 return;
c8110e52 4425}
6207937d 4426
b2c5c181 4427enum irqreturn
13cf5504
DA		 4428intel_dp_hpd_pulse(struct intel_digital_port *intel_dig_port, bool long_hpd)
4429{
4430 struct intel_dp *intel_dp = &intel_dig_port->dp;
1c767b33 4431 struct intel_encoder *intel_encoder = &intel_dig_port->base;
0e32b39c
DA		 4432 struct drm_device *dev = intel_dig_port->base.base.dev;
4433 struct drm_i915_private *dev_priv = dev->dev_private;
1c767b33 4434 enum intel_display_power_domain power_domain;
b2c5c181 4435 enum irqreturn ret = IRQ_NONE;
1c767b33 4436
0e32b39c
DA		 4437 if (intel_dig_port->base.type != INTEL_OUTPUT_EDP)
4438 intel_dig_port->base.type = INTEL_OUTPUT_DISPLAYPORT;
13cf5504 4439
7a7f84cc
VS		 4440 if (long_hpd && intel_dig_port->base.type == INTEL_OUTPUT_EDP) {
4441 /*
4442 * vdd off can generate a long pulse on eDP which
4443 * would require vdd on to handle it, and thus we
4444 * would end up in an endless cycle of
4445 * "vdd off -> long hpd -> vdd on -> detect -> vdd off -> ..."
4446 */
4447 DRM_DEBUG_KMS("ignoring long hpd on eDP port %c\n",
4448 port_name(intel_dig_port->port));
4449 return false;
4450 }
4451
26fbb774
VS		 4452 DRM_DEBUG_KMS("got hpd irq on port %c - %s\n",
4453 port_name(intel_dig_port->port),
0e32b39c 4454 long_hpd ? "long" : "short");
13cf5504 4455
1c767b33
ID		 4456 power_domain = intel_display_port_power_domain(intel_encoder);
4457 intel_display_power_get(dev_priv, power_domain);
4458
0e32b39c 4459 if (long_hpd) {
2a592bec
DA		 4460
4461 if (HAS_PCH_SPLIT(dev)) {
4462 if (!ibx_digital_port_connected(dev_priv, intel_dig_port))
4463 goto mst_fail;
4464 } else {
4465 if (g4x_digital_port_connected(dev, intel_dig_port) != 1)
4466 goto mst_fail;
4467 }
0e32b39c
DA		 4468
4469 if (!intel_dp_get_dpcd(intel_dp)) {
4470 goto mst_fail;
4471 }
4472
4473 intel_dp_probe_oui(intel_dp);
4474
4475 if (!intel_dp_probe_mst(intel_dp))
4476 goto mst_fail;
4477
4478 } else {
4479 if (intel_dp->is_mst) {
1c767b33 4480 if (intel_dp_check_mst_status(intel_dp) == -EINVAL)
0e32b39c
DA		 4481 goto mst_fail;
4482 }
4483
4484 if (!intel_dp->is_mst) {
4485 /*
4486 * we'll check the link status via the normal hot plug path later -
4487 * but for short hpds we should check it now
4488 */
5b215bcf 4489 drm_modeset_lock(&dev->mode_config.connection_mutex, NULL);
0e32b39c 4490 intel_dp_check_link_status(intel_dp);
5b215bcf 4491 drm_modeset_unlock(&dev->mode_config.connection_mutex);
0e32b39c
DA		 4492 }
4493 }
b2c5c181
DV		 4494
4495 ret = IRQ_HANDLED;
4496
1c767b33 4497 goto put_power;
0e32b39c
DA		 4498mst_fail:
4499 /* if we were in MST mode, and device is not there get out of MST mode */
4500 if (intel_dp->is_mst) {
4501 DRM_DEBUG_KMS("MST device may have disappeared %d vs %d\n", intel_dp->is_mst, intel_dp->mst_mgr.mst_state);
4502 intel_dp->is_mst = false;
4503 drm_dp_mst_topology_mgr_set_mst(&intel_dp->mst_mgr, intel_dp->is_mst);
4504 }
1c767b33
ID		 4505put_power:
4506 intel_display_power_put(dev_priv, power_domain);
4507
4508 return ret;
13cf5504
DA		 4509}
4510
e3421a18
ZW		 4511/* Return which DP Port should be selected for Transcoder DP control */
4512int
0206e353 4513intel_trans_dp_port_sel(struct drm_crtc *crtc)
e3421a18
ZW		 4514{
4515 struct drm_device *dev = crtc->dev;
fa90ecef
PZ		 4516 struct intel_encoder *intel_encoder;
4517 struct intel_dp *intel_dp;
e3421a18 4518
fa90ecef
PZ		 4519 for_each_encoder_on_crtc(dev, crtc, intel_encoder) {
4520 intel_dp = enc_to_intel_dp(&intel_encoder->base);
e3421a18 4521
fa90ecef
PZ		 4522 if (intel_encoder->type == INTEL_OUTPUT_DISPLAYPORT ||
4523 intel_encoder->type == INTEL_OUTPUT_EDP)
ea5b213a 4524 return intel_dp->output_reg;
e3421a18 4525 }
ea5b213a 4526
e3421a18
ZW		 4527 return -1;
4528}
4529
36e83a18 4530/* check the VBT to see whether the eDP is on DP-D port */
5d8a7752 4531bool intel_dp_is_edp(struct drm_device *dev, enum port port)
36e83a18
ZY		 4532{
4533 struct drm_i915_private *dev_priv = dev->dev_private;
768f69c9 4534 union child_device_config *p_child;
36e83a18 4535 int i;
5d8a7752
VS		 4536 static const short port_mapping[] = {
4537 [PORT_B] = PORT_IDPB,
4538 [PORT_C] = PORT_IDPC,
4539 [PORT_D] = PORT_IDPD,
4540 };
36e83a18 4541
3b32a35b
VS		 4542 if (port == PORT_A)
4543 return true;
4544
41aa3448 4545 if (!dev_priv->vbt.child_dev_num)
36e83a18
ZY		 4546 return false;
4547
41aa3448
RV		 4548 for (i = 0; i < dev_priv->vbt.child_dev_num; i++) {
4549 p_child = dev_priv->vbt.child_dev + i;
36e83a18 4550
5d8a7752 4551 if (p_child->common.dvo_port == port_mapping[port] &&
f02586df
VS		 4552 (p_child->common.device_type & DEVICE_TYPE_eDP_BITS) ==
4553 (DEVICE_TYPE_eDP & DEVICE_TYPE_eDP_BITS))
36e83a18
ZY		 4554 return true;
4555 }
4556 return false;
4557}
4558
0e32b39c 4559void
f684960e
CW		 4560intel_dp_add_properties(struct intel_dp *intel_dp, struct drm_connector *connector)
4561{
53b41837
YN		 4562 struct intel_connector *intel_connector = to_intel_connector(connector);
4563
3f43c48d 4564 intel_attach_force_audio_property(connector);
e953fd7b 4565 intel_attach_broadcast_rgb_property(connector);
55bc60db 4566 intel_dp->color_range_auto = true;
53b41837
YN		 4567
4568 if (is_edp(intel_dp)) {
4569 drm_mode_create_scaling_mode_property(connector->dev);
6de6d846
RC		 4570 drm_object_attach_property(
4571 &connector->base,
53b41837 4572 connector->dev->mode_config.scaling_mode_property,
8e740cd1
YN		 4573 DRM_MODE_SCALE_ASPECT);
4574 intel_connector->panel.fitting_mode = DRM_MODE_SCALE_ASPECT;
53b41837 4575 }
f684960e
CW		 4576}
4577
dada1a9f
ID		 4578static void intel_dp_init_panel_power_timestamps(struct intel_dp *intel_dp)
4579{
4580 intel_dp->last_power_cycle = jiffies;
4581 intel_dp->last_power_on = jiffies;
4582 intel_dp->last_backlight_off = jiffies;
4583}
4584
67a54566
DV		 4585static void
4586intel_dp_init_panel_power_sequencer(struct drm_device *dev,
36b5f425 4587 struct intel_dp *intel_dp)
67a54566
DV		 4588{
4589 struct drm_i915_private *dev_priv = dev->dev_private;
36b5f425
VS		 4590 struct edp_power_seq cur, vbt, spec,
4591 *final = &intel_dp->pps_delays;
67a54566 4592 u32 pp_on, pp_off, pp_div, pp;
bf13e81b 4593 int pp_ctrl_reg, pp_on_reg, pp_off_reg, pp_div_reg;
453c5420 4594
e39b999a
VS		 4595 lockdep_assert_held(&dev_priv->pps_mutex);
4596
81ddbc69
VS		 4597 /* already initialized? */
4598 if (final->t11_t12 != 0)
4599 return;
4600
453c5420 4601 if (HAS_PCH_SPLIT(dev)) {
bf13e81b 4602 pp_ctrl_reg = PCH_PP_CONTROL;
453c5420
JB		 4603 pp_on_reg = PCH_PP_ON_DELAYS;
4604 pp_off_reg = PCH_PP_OFF_DELAYS;
4605 pp_div_reg = PCH_PP_DIVISOR;
4606 } else {
bf13e81b
JN		 4607 enum pipe pipe = vlv_power_sequencer_pipe(intel_dp);
4608
4609 pp_ctrl_reg = VLV_PIPE_PP_CONTROL(pipe);
4610 pp_on_reg = VLV_PIPE_PP_ON_DELAYS(pipe);
4611 pp_off_reg = VLV_PIPE_PP_OFF_DELAYS(pipe);
4612 pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe);
453c5420 4613 }
67a54566
DV		 4614
4615 /* Workaround: Need to write PP_CONTROL with the unlock key as
4616 * the very first thing. */
453c5420 4617 pp = ironlake_get_pp_control(intel_dp);
bf13e81b 4618 I915_WRITE(pp_ctrl_reg, pp);
67a54566 4619
453c5420
JB		 4620 pp_on = I915_READ(pp_on_reg);
4621 pp_off = I915_READ(pp_off_reg);
4622 pp_div = I915_READ(pp_div_reg);
67a54566
DV		 4623
4624 /* Pull timing values out of registers */
4625 cur.t1_t3 = (pp_on & PANEL_POWER_UP_DELAY_MASK) >>
4626 PANEL_POWER_UP_DELAY_SHIFT;
4627
4628 cur.t8 = (pp_on & PANEL_LIGHT_ON_DELAY_MASK) >>
4629 PANEL_LIGHT_ON_DELAY_SHIFT;
4630
4631 cur.t9 = (pp_off & PANEL_LIGHT_OFF_DELAY_MASK) >>
4632 PANEL_LIGHT_OFF_DELAY_SHIFT;
4633
4634 cur.t10 = (pp_off & PANEL_POWER_DOWN_DELAY_MASK) >>
4635 PANEL_POWER_DOWN_DELAY_SHIFT;
4636
4637 cur.t11_t12 = ((pp_div & PANEL_POWER_CYCLE_DELAY_MASK) >>
4638 PANEL_POWER_CYCLE_DELAY_SHIFT) * 1000;
4639
4640 DRM_DEBUG_KMS("cur t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n",
4641 cur.t1_t3, cur.t8, cur.t9, cur.t10, cur.t11_t12);
4642
41aa3448 4643 vbt = dev_priv->vbt.edp_pps;
67a54566
DV		 4644
4645 /* Upper limits from eDP 1.3 spec. Note that we use the clunky units of
4646 * our hw here, which are all in 100usec. */
4647 spec.t1_t3 = 210 * 10;
4648 spec.t8 = 50 * 10; /* no limit for t8, use t7 instead */
4649 spec.t9 = 50 * 10; /* no limit for t9, make it symmetric with t8 */
4650 spec.t10 = 500 * 10;
4651 /* This one is special and actually in units of 100ms, but zero
4652 * based in the hw (so we need to add 100 ms). But the sw vbt
4653 * table multiplies it with 1000 to make it in units of 100usec,
4654 * too. */
4655 spec.t11_t12 = (510 + 100) * 10;
4656
4657 DRM_DEBUG_KMS("vbt t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n",
4658 vbt.t1_t3, vbt.t8, vbt.t9, vbt.t10, vbt.t11_t12);
4659
4660 /* Use the max of the register settings and vbt. If both are
4661 * unset, fall back to the spec limits. */
36b5f425 4662#define assign_final(field) final->field = (max(cur.field, vbt.field) == 0 ? \
67a54566
DV		 4663 spec.field : \
4664 max(cur.field, vbt.field))
4665 assign_final(t1_t3);
4666 assign_final(t8);
4667 assign_final(t9);
4668 assign_final(t10);
4669 assign_final(t11_t12);
4670#undef assign_final
4671
36b5f425 4672#define get_delay(field) (DIV_ROUND_UP(final->field, 10))
67a54566
DV		 4673 intel_dp->panel_power_up_delay = get_delay(t1_t3);
4674 intel_dp->backlight_on_delay = get_delay(t8);
4675 intel_dp->backlight_off_delay = get_delay(t9);
4676 intel_dp->panel_power_down_delay = get_delay(t10);
4677 intel_dp->panel_power_cycle_delay = get_delay(t11_t12);
4678#undef get_delay
4679
f30d26e4
JN		 4680 DRM_DEBUG_KMS("panel power up delay %d, power down delay %d, power cycle delay %d\n",
4681 intel_dp->panel_power_up_delay, intel_dp->panel_power_down_delay,
4682 intel_dp->panel_power_cycle_delay);
4683
4684 DRM_DEBUG_KMS("backlight on delay %d, off delay %d\n",
4685 intel_dp->backlight_on_delay, intel_dp->backlight_off_delay);
f30d26e4
JN		 4686}
4687
4688static void
4689intel_dp_init_panel_power_sequencer_registers(struct drm_device *dev,
36b5f425 4690 struct intel_dp *intel_dp)
f30d26e4
JN		 4691{
4692 struct drm_i915_private *dev_priv = dev->dev_private;
453c5420
JB		 4693 u32 pp_on, pp_off, pp_div, port_sel = 0;
4694 int div = HAS_PCH_SPLIT(dev) ? intel_pch_rawclk(dev) : intel_hrawclk(dev);
4695 int pp_on_reg, pp_off_reg, pp_div_reg;
ad933b56 4696 enum port port = dp_to_dig_port(intel_dp)->port;
36b5f425 4697 const struct edp_power_seq *seq = &intel_dp->pps_delays;
453c5420 4698
e39b999a 4699 lockdep_assert_held(&dev_priv->pps_mutex);
453c5420
JB		 4700
4701 if (HAS_PCH_SPLIT(dev)) {
4702 pp_on_reg = PCH_PP_ON_DELAYS;
4703 pp_off_reg = PCH_PP_OFF_DELAYS;
4704 pp_div_reg = PCH_PP_DIVISOR;
4705 } else {
bf13e81b
JN		 4706 enum pipe pipe = vlv_power_sequencer_pipe(intel_dp);
4707
4708 pp_on_reg = VLV_PIPE_PP_ON_DELAYS(pipe);
4709 pp_off_reg = VLV_PIPE_PP_OFF_DELAYS(pipe);
4710 pp_div_reg = VLV_PIPE_PP_DIVISOR(pipe);
453c5420
JB		 4711 }
4712
b2f19d1a
PZ		 4713 /*
4714 * And finally store the new values in the power sequencer. The
4715 * backlight delays are set to 1 because we do manual waits on them. For
4716 * T8, even BSpec recommends doing it. For T9, if we don't do this,
4717 * we'll end up waiting for the backlight off delay twice: once when we
4718 * do the manual sleep, and once when we disable the panel and wait for
4719 * the PP_STATUS bit to become zero.
4720 */
f30d26e4 4721 pp_on = (seq->t1_t3 << PANEL_POWER_UP_DELAY_SHIFT) |
b2f19d1a
PZ		 4722 (1 << PANEL_LIGHT_ON_DELAY_SHIFT);
4723 pp_off = (1 << PANEL_LIGHT_OFF_DELAY_SHIFT) |
f30d26e4 4724 (seq->t10 << PANEL_POWER_DOWN_DELAY_SHIFT);
67a54566
DV		 4725 /* Compute the divisor for the pp clock, simply match the Bspec
4726 * formula. */
453c5420 4727 pp_div = ((100 * div)/2 - 1) << PP_REFERENCE_DIVIDER_SHIFT;
f30d26e4 4728 pp_div |= (DIV_ROUND_UP(seq->t11_t12, 1000)
67a54566
DV		 4729 << PANEL_POWER_CYCLE_DELAY_SHIFT);
4730
4731 /* Haswell doesn't have any port selection bits for the panel
4732 * power sequencer any more. */
bc7d38a4 4733 if (IS_VALLEYVIEW(dev)) {
ad933b56 4734 port_sel = PANEL_PORT_SELECT_VLV(port);
bc7d38a4 4735 } else if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) {
ad933b56 4736 if (port == PORT_A)
a24c144c 4737 port_sel = PANEL_PORT_SELECT_DPA;
67a54566 4738 else
a24c144c 4739 port_sel = PANEL_PORT_SELECT_DPD;
67a54566
DV		 4740 }
4741
453c5420
JB		 4742 pp_on |= port_sel;
4743
4744 I915_WRITE(pp_on_reg, pp_on);
4745 I915_WRITE(pp_off_reg, pp_off);
4746 I915_WRITE(pp_div_reg, pp_div);
67a54566 4747
67a54566 4748 DRM_DEBUG_KMS("panel power sequencer register settings: PP_ON %#x, PP_OFF %#x, PP_DIV %#x\n",
453c5420
JB		 4749 I915_READ(pp_on_reg),
4750 I915_READ(pp_off_reg),
4751 I915_READ(pp_div_reg));
f684960e
CW		 4752}
4753
96178eeb 4754static void intel_dp_set_drrs_state(struct drm_device *dev, int refresh_rate)
439d7ac0
PB		 4755{
4756 struct drm_i915_private *dev_priv = dev->dev_private;
4757 struct intel_encoder *encoder;
96178eeb
VK		 4758 struct intel_digital_port *dig_port = NULL;
4759 struct intel_dp *intel_dp = dev_priv->drrs.dp;
5cec258b 4760 struct intel_crtc_state *config = NULL;
439d7ac0 4761 struct intel_crtc *intel_crtc = NULL;
439d7ac0 4762 u32 reg, val;
96178eeb 4763 enum drrs_refresh_rate_type index = DRRS_HIGH_RR;
439d7ac0
PB		 4764
4765 if (refresh_rate <= 0) {
4766 DRM_DEBUG_KMS("Refresh rate should be positive non-zero.\n");
4767 return;
4768 }
4769
96178eeb
VK		 4770 if (intel_dp == NULL) {
4771 DRM_DEBUG_KMS("DRRS not supported.\n");
439d7ac0
PB		 4772 return;
4773 }
4774
1fcc9d1c 4775 /*
e4d59f6b
RV		 4776 * FIXME: This needs proper synchronization with psr state for some
4777 * platforms that cannot have PSR and DRRS enabled at the same time.
1fcc9d1c 4778 */
439d7ac0 4779
96178eeb
VK		 4780 dig_port = dp_to_dig_port(intel_dp);
4781 encoder = &dig_port->base;
439d7ac0
PB		 4782 intel_crtc = encoder->new_crtc;
4783
4784 if (!intel_crtc) {
4785 DRM_DEBUG_KMS("DRRS: intel_crtc not initialized\n");
4786 return;
4787 }
4788
6e3c9717 4789 config = intel_crtc->config;
439d7ac0 4790
96178eeb 4791 if (dev_priv->drrs.type < SEAMLESS_DRRS_SUPPORT) {
439d7ac0
PB		 4792 DRM_DEBUG_KMS("Only Seamless DRRS supported.\n");
4793 return;
4794 }
4795
96178eeb
VK		 4796 if (intel_dp->attached_connector->panel.downclock_mode->vrefresh ==
4797 refresh_rate)
439d7ac0
PB		 4798 index = DRRS_LOW_RR;
4799
96178eeb 4800 if (index == dev_priv->drrs.refresh_rate_type) {
439d7ac0
PB		 4801 DRM_DEBUG_KMS(
4802 "DRRS requested for previously set RR...ignoring\n");
4803 return;
4804 }
4805
4806 if (!intel_crtc->active) {
4807 DRM_DEBUG_KMS("eDP encoder disabled. CRTC not Active\n");
4808 return;
4809 }
4810
4811 if (INTEL_INFO(dev)->gen > 6 && INTEL_INFO(dev)->gen < 8) {
6e3c9717 4812 reg = PIPECONF(intel_crtc->config->cpu_transcoder);
439d7ac0
PB		 4813 val = I915_READ(reg);
4814 if (index > DRRS_HIGH_RR) {
4815 val |= PIPECONF_EDP_RR_MODE_SWITCH;
f769cd24 4816 intel_dp_set_m_n(intel_crtc);
439d7ac0
PB		 4817 } else {
4818 val &= ~PIPECONF_EDP_RR_MODE_SWITCH;
4819 }
4820 I915_WRITE(reg, val);
4821 }
4822
4e9ac947
VK		 4823 dev_priv->drrs.refresh_rate_type = index;
4824
4825 DRM_DEBUG_KMS("eDP Refresh Rate set to : %dHz\n", refresh_rate);
4826}
4827
c395578e
VK		 4828void intel_edp_drrs_enable(struct intel_dp *intel_dp)
4829{
4830 struct drm_device *dev = intel_dp_to_dev(intel_dp);
4831 struct drm_i915_private *dev_priv = dev->dev_private;
4832 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
4833 struct drm_crtc *crtc = dig_port->base.base.crtc;
4834 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4835
4836 if (!intel_crtc->config->has_drrs) {
4837 DRM_DEBUG_KMS("Panel doesn't support DRRS\n");
4838 return;
4839 }
4840
4841 mutex_lock(&dev_priv->drrs.mutex);
4842 if (WARN_ON(dev_priv->drrs.dp)) {
4843 DRM_ERROR("DRRS already enabled\n");
4844 goto unlock;
4845 }
4846
4847 dev_priv->drrs.busy_frontbuffer_bits = 0;
4848
4849 dev_priv->drrs.dp = intel_dp;
4850
4851unlock:
4852 mutex_unlock(&dev_priv->drrs.mutex);
4853}
4854
4855void intel_edp_drrs_disable(struct intel_dp *intel_dp)
4856{
4857 struct drm_device *dev = intel_dp_to_dev(intel_dp);
4858 struct drm_i915_private *dev_priv = dev->dev_private;
4859 struct intel_digital_port *dig_port = dp_to_dig_port(intel_dp);
4860 struct drm_crtc *crtc = dig_port->base.base.crtc;
4861 struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4862
4863 if (!intel_crtc->config->has_drrs)
4864 return;
4865
4866 mutex_lock(&dev_priv->drrs.mutex);
4867 if (!dev_priv->drrs.dp) {
4868 mutex_unlock(&dev_priv->drrs.mutex);
4869 return;
4870 }
4871
4872 if (dev_priv->drrs.refresh_rate_type == DRRS_LOW_RR)
4873 intel_dp_set_drrs_state(dev_priv->dev,
4874 intel_dp->attached_connector->panel.
4875 fixed_mode->vrefresh);
4876
4877 dev_priv->drrs.dp = NULL;
4878 mutex_unlock(&dev_priv->drrs.mutex);
4879
4880 cancel_delayed_work_sync(&dev_priv->drrs.work);
4881}
4882
4e9ac947
VK		 4883static void intel_edp_drrs_downclock_work(struct work_struct *work)
4884{
4885 struct drm_i915_private *dev_priv =
4886 container_of(work, typeof(*dev_priv), drrs.work.work);
4887 struct intel_dp *intel_dp;
4888
4889 mutex_lock(&dev_priv->drrs.mutex);
4890
4891 intel_dp = dev_priv->drrs.dp;
4892
4893 if (!intel_dp)
4894 goto unlock;
4895
439d7ac0 4896 /*
4e9ac947
VK		 4897 * The delayed work can race with an invalidate hence we need to
4898 * recheck.
439d7ac0
PB		 4899 */
4900
4e9ac947
VK		 4901 if (dev_priv->drrs.busy_frontbuffer_bits)
4902 goto unlock;
439d7ac0 4903
4e9ac947
VK		 4904 if (dev_priv->drrs.refresh_rate_type != DRRS_LOW_RR)
4905 intel_dp_set_drrs_state(dev_priv->dev,
4906 intel_dp->attached_connector->panel.
4907 downclock_mode->vrefresh);
439d7ac0 4908
4e9ac947 4909unlock:
439d7ac0 4910
4e9ac947 4911 mutex_unlock(&dev_priv->drrs.mutex);
439d7ac0
PB		 4912}
4913
a93fad0f
VK		 4914void intel_edp_drrs_invalidate(struct drm_device *dev,
4915 unsigned frontbuffer_bits)
4916{
4917 struct drm_i915_private *dev_priv = dev->dev_private;
4918 struct drm_crtc *crtc;
4919 enum pipe pipe;
4920
4921 if (!dev_priv->drrs.dp)
4922 return;
4923
4924 mutex_lock(&dev_priv->drrs.mutex);
4925 crtc = dp_to_dig_port(dev_priv->drrs.dp)->base.base.crtc;
4926 pipe = to_intel_crtc(crtc)->pipe;
4927
4928 if (dev_priv->drrs.refresh_rate_type == DRRS_LOW_RR) {
4929 cancel_delayed_work_sync(&dev_priv->drrs.work);
4930 intel_dp_set_drrs_state(dev_priv->dev,
4931 dev_priv->drrs.dp->attached_connector->panel.
4932 fixed_mode->vrefresh);
4933 }
4934
4935 frontbuffer_bits &= INTEL_FRONTBUFFER_ALL_MASK(pipe);
4936
4937 dev_priv->drrs.busy_frontbuffer_bits |= frontbuffer_bits;
4938 mutex_unlock(&dev_priv->drrs.mutex);
4939}
4940
4941void intel_edp_drrs_flush(struct drm_device *dev,
4942 unsigned frontbuffer_bits)
4943{
4944 struct drm_i915_private *dev_priv = dev->dev_private;
4945 struct drm_crtc *crtc;
4946 enum pipe pipe;
4947
4948 if (!dev_priv->drrs.dp)
4949 return;
4950
4951 mutex_lock(&dev_priv->drrs.mutex);
4952 crtc = dp_to_dig_port(dev_priv->drrs.dp)->base.base.crtc;
4953 pipe = to_intel_crtc(crtc)->pipe;
4954 dev_priv->drrs.busy_frontbuffer_bits &= ~frontbuffer_bits;
4955
4956 cancel_delayed_work_sync(&dev_priv->drrs.work);
4957
4958 if (dev_priv->drrs.refresh_rate_type != DRRS_LOW_RR &&
4959 !dev_priv->drrs.busy_frontbuffer_bits)
4960 schedule_delayed_work(&dev_priv->drrs.work,
4961 msecs_to_jiffies(1000));
4962 mutex_unlock(&dev_priv->drrs.mutex);
4963}
4964
4f9db5b5 4965static struct drm_display_mode *
96178eeb
VK		 4966intel_dp_drrs_init(struct intel_connector *intel_connector,
4967 struct drm_display_mode *fixed_mode)
4f9db5b5
PB		 4968{
4969 struct drm_connector *connector = &intel_connector->base;
96178eeb 4970 struct drm_device *dev = connector->dev;
4f9db5b5
PB		 4971 struct drm_i915_private *dev_priv = dev->dev_private;
4972 struct drm_display_mode *downclock_mode = NULL;
4973
4974 if (INTEL_INFO(dev)->gen <= 6) {
4975 DRM_DEBUG_KMS("DRRS supported for Gen7 and above\n");
4976 return NULL;
4977 }
4978
4979 if (dev_priv->vbt.drrs_type != SEAMLESS_DRRS_SUPPORT) {
4079b8d1 4980 DRM_DEBUG_KMS("VBT doesn't support DRRS\n");
4f9db5b5
PB		 4981 return NULL;
4982 }
4983
4984 downclock_mode = intel_find_panel_downclock
4985 (dev, fixed_mode, connector);
4986
4987 if (!downclock_mode) {
4079b8d1 4988 DRM_DEBUG_KMS("DRRS not supported\n");
4f9db5b5
PB		 4989 return NULL;
4990 }
4991
4e9ac947
VK		 4992 INIT_DELAYED_WORK(&dev_priv->drrs.work, intel_edp_drrs_downclock_work);
4993
96178eeb 4994 mutex_init(&dev_priv->drrs.mutex);
439d7ac0 4995
96178eeb 4996 dev_priv->drrs.type = dev_priv->vbt.drrs_type;
4f9db5b5 4997
96178eeb 4998 dev_priv->drrs.refresh_rate_type = DRRS_HIGH_RR;
4079b8d1 4999 DRM_DEBUG_KMS("seamless DRRS supported for eDP panel.\n");
4f9db5b5
PB		 5000 return downclock_mode;
5001}
5002
ed92f0b2 5003static bool intel_edp_init_connector(struct intel_dp *intel_dp,
36b5f425 5004 struct intel_connector *intel_connector)
ed92f0b2
PZ		 5005{
5006 struct drm_connector *connector = &intel_connector->base;
5007 struct intel_digital_port *intel_dig_port = dp_to_dig_port(intel_dp);
63635217
PZ		 5008 struct intel_encoder *intel_encoder = &intel_dig_port->base;
5009 struct drm_device *dev = intel_encoder->base.dev;
ed92f0b2
PZ		 5010 struct drm_i915_private *dev_priv = dev->dev_private;
5011 struct drm_display_mode *fixed_mode = NULL;
4f9db5b5 5012 struct drm_display_mode *downclock_mode = NULL;
ed92f0b2
PZ		 5013 bool has_dpcd;
5014 struct drm_display_mode *scan;
5015 struct edid *edid;
6517d273 5016 enum pipe pipe = INVALID_PIPE;
ed92f0b2 5017
96178eeb 5018 dev_priv->drrs.type = DRRS_NOT_SUPPORTED;
4f9db5b5 5019
ed92f0b2
PZ		 5020 if (!is_edp(intel_dp))
5021 return true;
5022
49e6bc51
VS		 5023 pps_lock(intel_dp);
5024 intel_edp_panel_vdd_sanitize(intel_dp);
5025 pps_unlock(intel_dp);
63635217 5026
ed92f0b2 5027 /* Cache DPCD and EDID for edp. */
ed92f0b2 5028 has_dpcd = intel_dp_get_dpcd(intel_dp);
ed92f0b2
PZ		 5029
5030 if (has_dpcd) {
5031 if (intel_dp->dpcd[DP_DPCD_REV] >= 0x11)
5032 dev_priv->no_aux_handshake =
5033 intel_dp->dpcd[DP_MAX_DOWNSPREAD] &
5034 DP_NO_AUX_HANDSHAKE_LINK_TRAINING;
5035 } else {
5036 /* if this fails, presume the device is a ghost */
5037 DRM_INFO("failed to retrieve link info, disabling eDP\n");
ed92f0b2
PZ		 5038 return false;
5039 }
5040
5041 /* We now know it's not a ghost, init power sequence regs. */
773538e8 5042 pps_lock(intel_dp);
36b5f425 5043 intel_dp_init_panel_power_sequencer_registers(dev, intel_dp);
773538e8 5044 pps_unlock(intel_dp);
ed92f0b2 5045
060c8778 5046 mutex_lock(&dev->mode_config.mutex);
0b99836f 5047 edid = drm_get_edid(connector, &intel_dp->aux.ddc);
ed92f0b2
PZ		 5048 if (edid) {
5049 if (drm_add_edid_modes(connector, edid)) {
5050 drm_mode_connector_update_edid_property(connector,
5051 edid);
5052 drm_edid_to_eld(connector, edid);
5053 } else {
5054 kfree(edid);
5055 edid = ERR_PTR(-EINVAL);
5056 }
5057 } else {
5058 edid = ERR_PTR(-ENOENT);
5059 }
5060 intel_connector->edid = edid;
5061
5062 /* prefer fixed mode from EDID if available */
5063 list_for_each_entry(scan, &connector->probed_modes, head) {
5064 if ((scan->type & DRM_MODE_TYPE_PREFERRED)) {
5065 fixed_mode = drm_mode_duplicate(dev, scan);
4f9db5b5 5066 downclock_mode = intel_dp_drrs_init(
4f9db5b5 5067 intel_connector, fixed_mode);
ed92f0b2
PZ		 5068 break;
5069 }
5070 }
5071
5072 /* fallback to VBT if available for eDP */
5073 if (!fixed_mode && dev_priv->vbt.lfp_lvds_vbt_mode) {
5074 fixed_mode = drm_mode_duplicate(dev,
5075 dev_priv->vbt.lfp_lvds_vbt_mode);
5076 if (fixed_mode)
5077 fixed_mode->type |= DRM_MODE_TYPE_PREFERRED;
5078 }
060c8778 5079 mutex_unlock(&dev->mode_config.mutex);
ed92f0b2 5080
01527b31
CT		 5081 if (IS_VALLEYVIEW(dev)) {
5082 intel_dp->edp_notifier.notifier_call = edp_notify_handler;
5083 register_reboot_notifier(&intel_dp->edp_notifier);
6517d273
VS		 5084
5085 /*
5086 * Figure out the current pipe for the initial backlight setup.
5087 * If the current pipe isn't valid, try the PPS pipe, and if that
5088 * fails just assume pipe A.
5089 */
5090 if (IS_CHERRYVIEW(dev))
5091 pipe = DP_PORT_TO_PIPE_CHV(intel_dp->DP);
5092 else
5093 pipe = PORT_TO_PIPE(intel_dp->DP);
5094
5095 if (pipe != PIPE_A && pipe != PIPE_B)
5096 pipe = intel_dp->pps_pipe;
5097
5098 if (pipe != PIPE_A && pipe != PIPE_B)
5099 pipe = PIPE_A;
5100
5101 DRM_DEBUG_KMS("using pipe %c for initial backlight setup\n",
5102 pipe_name(pipe));
01527b31
CT		 5103 }
5104
4f9db5b5 5105 intel_panel_init(&intel_connector->panel, fixed_mode, downclock_mode);
73580fb7 5106 intel_connector->panel.backlight_power = intel_edp_backlight_power;
6517d273 5107 intel_panel_setup_backlight(connector, pipe);
ed92f0b2
PZ		 5108
5109 return true;
5110}
5111
16c25533 5112bool
f0fec3f2
PZ		 5113intel_dp_init_connector(struct intel_digital_port *intel_dig_port,
5114 struct intel_connector *intel_connector)
a4fc5ed6 5115{
f0fec3f2
PZ		 5116 struct drm_connector *connector = &intel_connector->base;
5117 struct intel_dp *intel_dp = &intel_dig_port->dp;
5118 struct intel_encoder *intel_encoder = &intel_dig_port->base;
5119 struct drm_device *dev = intel_encoder->base.dev;
a4fc5ed6 5120 struct drm_i915_private *dev_priv = dev->dev_private;
174edf1f 5121 enum port port = intel_dig_port->port;
0b99836f 5122 int type;
a4fc5ed6 5123
a4a5d2f8
VS		 5124 intel_dp->pps_pipe = INVALID_PIPE;
5125
ec5b01dd 5126 /* intel_dp vfuncs */
b6b5e383
DL		 5127 if (INTEL_INFO(dev)->gen >= 9)
5128 intel_dp->get_aux_clock_divider = skl_get_aux_clock_divider;
5129 else if (IS_VALLEYVIEW(dev))
ec5b01dd
DL		 5130 intel_dp->get_aux_clock_divider = vlv_get_aux_clock_divider;
5131 else if (IS_HASWELL(dev) || IS_BROADWELL(dev))
5132 intel_dp->get_aux_clock_divider = hsw_get_aux_clock_divider;
5133 else if (HAS_PCH_SPLIT(dev))
5134 intel_dp->get_aux_clock_divider = ilk_get_aux_clock_divider;
5135 else
5136 intel_dp->get_aux_clock_divider = i9xx_get_aux_clock_divider;
5137
b9ca5fad
DL		 5138 if (INTEL_INFO(dev)->gen >= 9)
5139 intel_dp->get_aux_send_ctl = skl_get_aux_send_ctl;
5140 else
5141 intel_dp->get_aux_send_ctl = i9xx_get_aux_send_ctl;
153b1100 5142
0767935e
DV		 5143 /* Preserve the current hw state. */
5144 intel_dp->DP = I915_READ(intel_dp->output_reg);
dd06f90e 5145 intel_dp->attached_connector = intel_connector;
3d3dc149 5146
3b32a35b 5147 if (intel_dp_is_edp(dev, port))
b329530c 5148 type = DRM_MODE_CONNECTOR_eDP;
3b32a35b
VS		 5149 else
5150 type = DRM_MODE_CONNECTOR_DisplayPort;
b329530c 5151
f7d24902
ID		 5152 /*
5153 * For eDP we always set the encoder type to INTEL_OUTPUT_EDP, but
5154 * for DP the encoder type can be set by the caller to
5155 * INTEL_OUTPUT_UNKNOWN for DDI, so don't rewrite it.
5156 */
5157 if (type == DRM_MODE_CONNECTOR_eDP)
5158 intel_encoder->type = INTEL_OUTPUT_EDP;
5159
c17ed5b5
VS		 5160 /* eDP only on port B and/or C on vlv/chv */
5161 if (WARN_ON(IS_VALLEYVIEW(dev) && is_edp(intel_dp) &&
5162 port != PORT_B && port != PORT_C))
5163 return false;
5164
e7281eab
ID		 5165 DRM_DEBUG_KMS("Adding %s connector on port %c\n",
5166 type == DRM_MODE_CONNECTOR_eDP ? "eDP" : "DP",
5167 port_name(port));
5168
b329530c 5169 drm_connector_init(dev, connector, &intel_dp_connector_funcs, type);
a4fc5ed6
KP		 5170 drm_connector_helper_add(connector, &intel_dp_connector_helper_funcs);
5171
a4fc5ed6
KP		 5172 connector->interlace_allowed = true;
5173 connector->doublescan_allowed = 0;
5174
f0fec3f2 5175 INIT_DELAYED_WORK(&intel_dp->panel_vdd_work,
4be73780 5176 edp_panel_vdd_work);
a4fc5ed6 5177
df0e9248 5178 intel_connector_attach_encoder(intel_connector, intel_encoder);
34ea3d38 5179 drm_connector_register(connector);
a4fc5ed6 5180
affa9354 5181 if (HAS_DDI(dev))
bcbc889b
PZ		 5182 intel_connector->get_hw_state = intel_ddi_connector_get_hw_state;
5183 else
5184 intel_connector->get_hw_state = intel_connector_get_hw_state;
80f65de3 5185 intel_connector->unregister = intel_dp_connector_unregister;
bcbc889b 5186
0b99836f 5187 /* Set up the hotplug pin. */
ab9d7c30
PZ		 5188 switch (port) {
5189 case PORT_A:
1d843f9d 5190 intel_encoder->hpd_pin = HPD_PORT_A;
ab9d7c30
PZ		 5191 break;
5192 case PORT_B:
1d843f9d 5193 intel_encoder->hpd_pin = HPD_PORT_B;
ab9d7c30
PZ		 5194 break;
5195 case PORT_C:
1d843f9d 5196 intel_encoder->hpd_pin = HPD_PORT_C;
ab9d7c30
PZ		 5197 break;
5198 case PORT_D:
1d843f9d 5199 intel_encoder->hpd_pin = HPD_PORT_D;
ab9d7c30
PZ		 5200 break;
5201 default:
ad1c0b19 5202 BUG();
5eb08b69
ZW		 5203 }
5204
dada1a9f 5205 if (is_edp(intel_dp)) {
773538e8 5206 pps_lock(intel_dp);
1e74a324
VS		 5207 intel_dp_init_panel_power_timestamps(intel_dp);
5208 if (IS_VALLEYVIEW(dev))
a4a5d2f8 5209 vlv_initial_power_sequencer_setup(intel_dp);
1e74a324 5210 else
36b5f425 5211 intel_dp_init_panel_power_sequencer(dev, intel_dp);
773538e8 5212 pps_unlock(intel_dp);
dada1a9f 5213 }
0095e6dc 5214
9d1a1031 5215 intel_dp_aux_init(intel_dp, intel_connector);
c1f05264 5216
0e32b39c 5217 /* init MST on ports that can support it */
c86ea3d0 5218 if (IS_HASWELL(dev) || IS_BROADWELL(dev) || INTEL_INFO(dev)->gen >= 9) {
0e32b39c 5219 if (port == PORT_B || port == PORT_C || port == PORT_D) {
a4a5d2f8
VS		 5220 intel_dp_mst_encoder_init(intel_dig_port,
5221 intel_connector->base.base.id);
0e32b39c
DA		 5222 }
5223 }
5224
36b5f425 5225 if (!intel_edp_init_connector(intel_dp, intel_connector)) {
4f71d0cb 5226 drm_dp_aux_unregister(&intel_dp->aux);
15b1d171
PZ		 5227 if (is_edp(intel_dp)) {
5228 cancel_delayed_work_sync(&intel_dp->panel_vdd_work);
951468f3
VS		 5229 /*
5230 * vdd might still be enabled do to the delayed vdd off.
5231 * Make sure vdd is actually turned off here.
5232 */
773538e8 5233 pps_lock(intel_dp);
4be73780 5234 edp_panel_vdd_off_sync(intel_dp);
773538e8 5235 pps_unlock(intel_dp);
15b1d171 5236 }
34ea3d38 5237 drm_connector_unregister(connector);
b2f246a8 5238 drm_connector_cleanup(connector);
16c25533 5239 return false;
b2f246a8 5240 }
32f9d658 5241
f684960e
CW		 5242 intel_dp_add_properties(intel_dp, connector);
5243
a4fc5ed6
KP		 5244 /* For G4X desktop chip, PEG_BAND_GAP_DATA 3:0 must first be written
5245 * 0xd. Failure to do so will result in spurious interrupts being
5246 * generated on the port when a cable is not attached.
5247 */
5248 if (IS_G4X(dev) && !IS_GM45(dev)) {
5249 u32 temp = I915_READ(PEG_BAND_GAP_DATA);
5250 I915_WRITE(PEG_BAND_GAP_DATA, (temp & ~0xf) | 0xd);
5251 }
16c25533
PZ		 5252
5253 return true;
a4fc5ed6 5254}
f0fec3f2
PZ		 5255
5256void
5257intel_dp_init(struct drm_device *dev, int output_reg, enum port port)
5258{
13cf5504 5259 struct drm_i915_private *dev_priv = dev->dev_private;
f0fec3f2
PZ		 5260 struct intel_digital_port *intel_dig_port;
5261 struct intel_encoder *intel_encoder;
5262 struct drm_encoder *encoder;
5263 struct intel_connector *intel_connector;
5264
b14c5679 5265 intel_dig_port = kzalloc(sizeof(*intel_dig_port), GFP_KERNEL);
f0fec3f2
PZ		 5266 if (!intel_dig_port)
5267 return;
5268
b14c5679 5269 intel_connector = kzalloc(sizeof(*intel_connector), GFP_KERNEL);
f0fec3f2
PZ		 5270 if (!intel_connector) {
5271 kfree(intel_dig_port);
5272 return;
5273 }
5274
5275 intel_encoder = &intel_dig_port->base;
5276 encoder = &intel_encoder->base;
5277
5278 drm_encoder_init(dev, &intel_encoder->base, &intel_dp_enc_funcs,
5279 DRM_MODE_ENCODER_TMDS);
5280
5bfe2ac0 5281 intel_encoder->compute_config = intel_dp_compute_config;
00c09d70 5282 intel_encoder->disable = intel_disable_dp;
00c09d70 5283 intel_encoder->get_hw_state = intel_dp_get_hw_state;
045ac3b5 5284 intel_encoder->get_config = intel_dp_get_config;
07f9cd0b 5285 intel_encoder->suspend = intel_dp_encoder_suspend;
e4a1d846 5286 if (IS_CHERRYVIEW(dev)) {
9197c88b 5287 intel_encoder->pre_pll_enable = chv_dp_pre_pll_enable;
e4a1d846
CML		 5288 intel_encoder->pre_enable = chv_pre_enable_dp;
5289 intel_encoder->enable = vlv_enable_dp;
580d3811 5290 intel_encoder->post_disable = chv_post_disable_dp;
e4a1d846 5291 } else if (IS_VALLEYVIEW(dev)) {
ecff4f3b 5292 intel_encoder->pre_pll_enable = vlv_dp_pre_pll_enable;
ab1f90f9
JN		 5293 intel_encoder->pre_enable = vlv_pre_enable_dp;
5294 intel_encoder->enable = vlv_enable_dp;
49277c31 5295 intel_encoder->post_disable = vlv_post_disable_dp;
ab1f90f9 5296 } else {
ecff4f3b
JN		 5297 intel_encoder->pre_enable = g4x_pre_enable_dp;
5298 intel_encoder->enable = g4x_enable_dp;
08aff3fe
VS		 5299 if (INTEL_INFO(dev)->gen >= 5)
5300 intel_encoder->post_disable = ilk_post_disable_dp;
ab1f90f9 5301 }
f0fec3f2 5302
174edf1f 5303 intel_dig_port->port = port;
f0fec3f2
PZ		 5304 intel_dig_port->dp.output_reg = output_reg;
5305
00c09d70 5306 intel_encoder->type = INTEL_OUTPUT_DISPLAYPORT;
882ec384
VS		 5307 if (IS_CHERRYVIEW(dev)) {
5308 if (port == PORT_D)
5309 intel_encoder->crtc_mask = 1 << 2;
5310 else
5311 intel_encoder->crtc_mask = (1 << 0) | (1 << 1);
5312 } else {
5313 intel_encoder->crtc_mask = (1 << 0) | (1 << 1) | (1 << 2);
5314 }
bc079e8b 5315 intel_encoder->cloneable = 0;
f0fec3f2
PZ		 5316 intel_encoder->hot_plug = intel_dp_hot_plug;
5317
13cf5504
DA		 5318 intel_dig_port->hpd_pulse = intel_dp_hpd_pulse;
5319 dev_priv->hpd_irq_port[port] = intel_dig_port;
5320
15b1d171
PZ		 5321 if (!intel_dp_init_connector(intel_dig_port, intel_connector)) {
5322 drm_encoder_cleanup(encoder);
5323 kfree(intel_dig_port);
b2f246a8 5324 kfree(intel_connector);
15b1d171 5325 }
f0fec3f2 5326}
0e32b39c
DA		 5327
5328void intel_dp_mst_suspend(struct drm_device *dev)
5329{
5330 struct drm_i915_private *dev_priv = dev->dev_private;
5331 int i;
5332
5333 /* disable MST */
5334 for (i = 0; i < I915_MAX_PORTS; i++) {
5335 struct intel_digital_port *intel_dig_port = dev_priv->hpd_irq_port[i];
5336 if (!intel_dig_port)
5337 continue;
5338
5339 if (intel_dig_port->base.type == INTEL_OUTPUT_DISPLAYPORT) {
5340 if (!intel_dig_port->dp.can_mst)
5341 continue;
5342 if (intel_dig_port->dp.is_mst)
5343 drm_dp_mst_topology_mgr_suspend(&intel_dig_port->dp.mst_mgr);
5344 }
5345 }
5346}
5347
5348void intel_dp_mst_resume(struct drm_device *dev)
5349{
5350 struct drm_i915_private *dev_priv = dev->dev_private;
5351 int i;
5352
5353 for (i = 0; i < I915_MAX_PORTS; i++) {
5354 struct intel_digital_port *intel_dig_port = dev_priv->hpd_irq_port[i];
5355 if (!intel_dig_port)
5356 continue;
5357 if (intel_dig_port->base.type == INTEL_OUTPUT_DISPLAYPORT) {
5358 int ret;
5359
5360 if (!intel_dig_port->dp.can_mst)
5361 continue;
5362
5363 ret = drm_dp_mst_topology_mgr_resume(&intel_dig_port->dp.mst_mgr);
5364 if (ret != 0) {
5365 intel_dp_check_mst_status(&intel_dig_port->dp);
5366 }
5367 }
5368 }
5369}
Linux 6.x block layer and io_uring tree(s)