Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/sparc
[linux-2.6-block.git] / drivers / gpu / drm / i915 / i915_params.c
CommitLineData
d330a953
JN
1/*
2 * Copyright © 2014 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the
6 * "Software"), to deal in the Software without restriction, including
7 * without limitation the rights to use, copy, modify, merge, publish,
8 * distribute, sub license, and/or sell copies of the Software, and to
9 * permit persons to whom the Software is furnished to do so, subject to
10 * the following conditions:
11 *
12 * The above copyright notice and this permission notice (including the
13 * next paragraph) shall be included in all copies or substantial portions
14 * of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
22 * IN THE SOFTWARE.
23 */
24
c838d719 25#include "i915_params.h"
d330a953
JN
26#include "i915_drv.h"
27
28struct i915_params i915 __read_mostly = {
29 .modeset = -1,
30 .panel_ignore_lid = 1,
d330a953 31 .semaphores = -1,
d330a953
JN
32 .lvds_channel_mode = 0,
33 .panel_use_ssc = -1,
34 .vbt_sdvo_panel_type = -1,
35 .enable_rc6 = -1,
443646c7 36 .enable_dc = -1,
d330a953 37 .enable_fbc = -1,
27401d12 38 .enable_execlists = -1,
d330a953
JN
39 .enable_hangcheck = true,
40 .enable_ppgtt = -1,
d94d6e87 41 .enable_psr = -1,
d330a953 42 .preliminary_hw_support = IS_ENABLED(CONFIG_DRM_I915_PRELIMINARY_HW_SUPPORT),
1b0e3a04 43 .disable_power_well = -1,
d330a953 44 .enable_ips = 1,
73831236 45 .fastboot = 0,
d330a953 46 .prefault_disable = 0,
5bedeb2d 47 .load_detect_test = 0,
d330a953
JN
48 .reset = true,
49 .invert_brightness = 0,
a0bae57f 50 .disable_display = 0,
5c411bb1 51 .enable_cmd_parser = 1,
84c33a64 52 .use_mmio_flip = 0,
5978118c 53 .mmio_debug = 0,
e2c719b7 54 .verbose_state_checks = 1,
c5b852f3 55 .nuclear_pageflip = 0,
9e458034 56 .edp_vswing = 0,
63dc0449
AD
57 .enable_guc_submission = false,
58 .guc_log_level = -1,
d330a953
JN
59};
60
61module_param_named(modeset, i915.modeset, int, 0400);
62MODULE_PARM_DESC(modeset,
bf13af56 63 "Use kernel modesetting [KMS] (0=disable, "
d330a953
JN
64 "1=on, -1=force vga console preference [default])");
65
25e1793f 66module_param_named_unsafe(panel_ignore_lid, i915.panel_ignore_lid, int, 0600);
d330a953
JN
67MODULE_PARM_DESC(panel_ignore_lid,
68 "Override lid status (0=autodetect, 1=autodetect disabled [default], "
69 "-1=force lid closed, -2=force lid open)");
70
fc9740ce 71module_param_named_unsafe(semaphores, i915.semaphores, int, 0400);
d330a953
JN
72MODULE_PARM_DESC(semaphores,
73 "Use semaphores for inter-ring sync "
74 "(default: -1 (use per-chip defaults))");
75
fc9740ce 76module_param_named_unsafe(enable_rc6, i915.enable_rc6, int, 0400);
3adee7a7 77MODULE_PARM_DESC(enable_rc6,
d330a953
JN
78 "Enable power-saving render C-state 6. "
79 "Different stages can be selected via bitmask values "
80 "(0 = disable; 1 = enable rc6; 2 = enable deep rc6; 4 = enable deepest rc6). "
81 "For example, 3 would enable rc6 and deep rc6, and 7 would enable everything. "
82 "default: -1 (use per-chip default)");
83
443646c7
PJ
84module_param_named_unsafe(enable_dc, i915.enable_dc, int, 0400);
85MODULE_PARM_DESC(enable_dc,
86 "Enable power-saving display C-states. "
87 "(-1=auto [default]; 0=disable; 1=up to DC5; 2=up to DC6)");
88
fc9740ce 89module_param_named_unsafe(enable_fbc, i915.enable_fbc, int, 0600);
3adee7a7 90MODULE_PARM_DESC(enable_fbc,
d330a953
JN
91 "Enable frame buffer compression for power savings "
92 "(default: -1 (use per-chip default))");
93
57b63d00 94module_param_named_unsafe(lvds_channel_mode, i915.lvds_channel_mode, int, 0400);
d330a953
JN
95MODULE_PARM_DESC(lvds_channel_mode,
96 "Specify LVDS channel mode "
97 "(0=probe BIOS [default], 1=single-channel, 2=dual-channel)");
98
25e1793f 99module_param_named_unsafe(lvds_use_ssc, i915.panel_use_ssc, int, 0600);
d330a953
JN
100MODULE_PARM_DESC(lvds_use_ssc,
101 "Use Spread Spectrum Clock with panels [LVDS/eDP] "
102 "(default: auto from VBT)");
103
57b63d00 104module_param_named_unsafe(vbt_sdvo_panel_type, i915.vbt_sdvo_panel_type, int, 0400);
d330a953
JN
105MODULE_PARM_DESC(vbt_sdvo_panel_type,
106 "Override/Ignore selection of SDVO panel mode in the VBT "
107 "(-2=ignore, -1=auto [default], index in VBT BIOS table)");
108
b1330fbb 109module_param_named_unsafe(reset, i915.reset, bool, 0600);
d330a953
JN
110MODULE_PARM_DESC(reset, "Attempt GPU resets (default: true)");
111
25e1793f 112module_param_named_unsafe(enable_hangcheck, i915.enable_hangcheck, bool, 0644);
d330a953
JN
113MODULE_PARM_DESC(enable_hangcheck,
114 "Periodically check GPU activity for detecting hangs. "
115 "WARNING: Disabling this can cause system wide hangs. "
116 "(default: true)");
117
fc9740ce 118module_param_named_unsafe(enable_ppgtt, i915.enable_ppgtt, int, 0400);
3adee7a7 119MODULE_PARM_DESC(enable_ppgtt,
d330a953 120 "Override PPGTT usage. "
1f9a99e0 121 "(-1=auto [default], 0=disabled, 1=aliasing, 2=full, 3=full with extended address space)");
d330a953 122
25e1793f 123module_param_named_unsafe(enable_execlists, i915.enable_execlists, int, 0400);
127f1003
OM
124MODULE_PARM_DESC(enable_execlists,
125 "Override execlists usage. "
27401d12 126 "(-1=auto [default], 0=disabled, 1=enabled)");
127f1003 127
25e1793f 128module_param_named_unsafe(enable_psr, i915.enable_psr, int, 0600);
65f61b42 129MODULE_PARM_DESC(enable_psr, "Enable PSR "
d94d6e87
RV
130 "(0=disabled, 1=enabled - link mode chosen per-platform, 2=force link-standby mode, 3=force link-off mode) "
131 "Default: -1 (use per-chip default)");
d330a953 132
57b63d00 133module_param_named_unsafe(preliminary_hw_support, i915.preliminary_hw_support, int, 0400);
d330a953
JN
134MODULE_PARM_DESC(preliminary_hw_support,
135 "Enable preliminary hardware support.");
136
d314cd43 137module_param_named_unsafe(disable_power_well, i915.disable_power_well, int, 0400);
d330a953 138MODULE_PARM_DESC(disable_power_well,
1b0e3a04
ID
139 "Disable display power wells when possible "
140 "(-1=auto [default], 0=power wells always on, 1=power wells disabled when possible)");
d330a953 141
25e1793f 142module_param_named_unsafe(enable_ips, i915.enable_ips, int, 0600);
d330a953
JN
143MODULE_PARM_DESC(enable_ips, "Enable IPS (default: true)");
144
73831236
JN
145module_param_named(fastboot, i915.fastboot, bool, 0600);
146MODULE_PARM_DESC(fastboot,
147 "Try to skip unnecessary mode sets at boot time (default: false)");
148
5bedeb2d 149module_param_named_unsafe(prefault_disable, i915.prefault_disable, bool, 0600);
d330a953
JN
150MODULE_PARM_DESC(prefault_disable,
151 "Disable page prefaulting for pread/pwrite/reloc (default:false). "
152 "For developers only.");
153
5bedeb2d
DV
154module_param_named_unsafe(load_detect_test, i915.load_detect_test, bool, 0600);
155MODULE_PARM_DESC(load_detect_test,
156 "Force-enable the VGA load detect code for testing (default:false). "
157 "For developers only.");
158
25e1793f 159module_param_named_unsafe(invert_brightness, i915.invert_brightness, int, 0600);
d330a953
JN
160MODULE_PARM_DESC(invert_brightness,
161 "Invert backlight brightness "
162 "(-1 force normal, 0 machine defaults, 1 force inversion), please "
163 "report PCI device ID, subsystem vendor and subsystem device ID "
164 "to dri-devel@lists.freedesktop.org, if your machine needs it. "
165 "It will then be included in an upcoming module version.");
a0bae57f 166
57b63d00 167module_param_named(disable_display, i915.disable_display, bool, 0400);
a0bae57f 168MODULE_PARM_DESC(disable_display, "Disable display (default: false)");
351e3db2 169
25e1793f 170module_param_named_unsafe(enable_cmd_parser, i915.enable_cmd_parser, int, 0600);
351e3db2 171MODULE_PARM_DESC(enable_cmd_parser,
5c411bb1 172 "Enable command parsing (1=enabled [default], 0=disabled)");
84c33a64 173
25e1793f 174module_param_named_unsafe(use_mmio_flip, i915.use_mmio_flip, int, 0600);
84c33a64
SG
175MODULE_PARM_DESC(use_mmio_flip,
176 "use MMIO flips (-1=never, 0=driver discretion [default], 1=always)");
5978118c 177
48572edd 178module_param_named(mmio_debug, i915.mmio_debug, int, 0600);
5978118c 179MODULE_PARM_DESC(mmio_debug,
48572edd
CW
180 "Enable the MMIO debug code for the first N failures (default: off). "
181 "This may negatively affect performance.");
e2c719b7
RC
182
183module_param_named(verbose_state_checks, i915.verbose_state_checks, bool, 0600);
184MODULE_PARM_DESC(verbose_state_checks,
185 "Enable verbose logs (ie. WARN_ON()) in case of unexpected hw state conditions.");
b2e7723b 186
c5b852f3
ML
187module_param_named_unsafe(nuclear_pageflip, i915.nuclear_pageflip, bool, 0600);
188MODULE_PARM_DESC(nuclear_pageflip,
189 "Force atomic modeset functionality; asynchronous mode is not yet supported. (default: false).");
190
9e458034
SJ
191/* WA to get away with the default setting in VBT for early platforms.Will be removed */
192module_param_named_unsafe(edp_vswing, i915.edp_vswing, int, 0400);
193MODULE_PARM_DESC(edp_vswing,
194 "Ignore/Override vswing pre-emph table selection from VBT "
195 "(0=use value from vbt [default], 1=low power swing(200mV),"
196 "2=default swing(400mV))");
63dc0449
AD
197
198module_param_named_unsafe(enable_guc_submission, i915.enable_guc_submission, bool, 0400);
199MODULE_PARM_DESC(enable_guc_submission, "Enable GuC submission (default:false)");
200
201module_param_named(guc_log_level, i915.guc_log_level, int, 0400);
202MODULE_PARM_DESC(guc_log_level,
203 "GuC firmware logging level (-1:disabled (default), 0-3:enabled)");