Merge tag 'pm-6.10-rc4' of git://git.kernel.org/pub/scm/linux/kernel/git/rafael/linux-pm
[linux-2.6-block.git] / drivers / gpu / drm / i915 / i915_gem_gtt.h
CommitLineData
2c86e55d 1/* SPDX-License-Identifier: MIT */
0260c420 2/*
2c86e55d 3 * Copyright © 2020 Intel Corporation
0260c420
BW
4 */
5
6#ifndef __I915_GEM_GTT_H__
7#define __I915_GEM_GTT_H__
8
8ef8561f 9#include <linux/io-mapping.h>
2c86e55d 10#include <linux/types.h>
b32fa811
CW
11
12#include <drm/drm_mm.h>
8ef8561f 13
2c86e55d 14#include "gt/intel_gtt.h"
37d63f8f 15#include "i915_scatterlist.h"
b0decaf7 16
5e5d2e20 17struct drm_i915_gem_object;
2c86e55d 18struct i915_address_space;
7e00897b 19struct i915_gem_ww_ctx;
0260c420 20
0cfee2d7
JN
21#define I915_COLOR_UNEVICTABLE (-1) /* a non-vma sharing the address space */
22
03ac84f1
CW
23int __must_check i915_gem_gtt_prepare_pages(struct drm_i915_gem_object *obj,
24 struct sg_table *pages);
25void i915_gem_gtt_finish_pages(struct drm_i915_gem_object *obj,
26 struct sg_table *pages);
0260c420 27
625d988a 28int i915_gem_gtt_reserve(struct i915_address_space *vm,
7e00897b 29 struct i915_gem_ww_ctx *ww,
625d988a
CW
30 struct drm_mm_node *node,
31 u64 size, u64 offset, unsigned long color,
32 unsigned int flags);
33
e007b19d 34int i915_gem_gtt_insert(struct i915_address_space *vm,
7e00897b 35 struct i915_gem_ww_ctx *ww,
e007b19d
CW
36 struct drm_mm_node *node,
37 u64 size, u64 alignment, unsigned long color,
38 u64 start, u64 end, unsigned int flags);
39
59bfa124 40/* Flags used by pin/bind&friends. */
6846895f
CW
41#define PIN_NOEVICT BIT_ULL(0)
42#define PIN_NOSEARCH BIT_ULL(1)
43#define PIN_NONBLOCK BIT_ULL(2)
b18fe4be
CW
44#define PIN_MAPPABLE BIT_ULL(3)
45#define PIN_ZONE_4G BIT_ULL(4)
46#define PIN_HIGH BIT_ULL(5)
47#define PIN_OFFSET_BIAS BIT_ULL(6)
48#define PIN_OFFSET_FIXED BIT_ULL(7)
61102251
CW
49#define PIN_OFFSET_GUARD BIT_ULL(8)
50#define PIN_VALIDATE BIT_ULL(9) /* validate placement only, no need to call unpin() */
b18fe4be 51
2850748e
CW
52#define PIN_GLOBAL BIT_ULL(10) /* I915_VMA_GLOBAL_BIND */
53#define PIN_USER BIT_ULL(11) /* I915_VMA_LOCAL_BIND */
b18fe4be 54
2c86e55d 55#define PIN_OFFSET_MASK I915_GTT_PAGE_MASK
59bfa124 56
0260c420 57#endif