projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/i915/gen4: Extra CRT hotplug paranoia
[linux-2.6-block.git] / drivers / gpu / drm / i915 / i915_debugfs.c
CommitLineData
2017263e
BG		 1/*
2 * Copyright © 2008 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 * Keith Packard <keithp@keithp.com>
26 *
27 */
28
29#include <linux/seq_file.h>
f3cd474b 30#include <linux/debugfs.h>
5a0e3ad6 31#include <linux/slab.h>
2017263e
BG		 32#include "drmP.h"
33#include "drm.h"
34#include "i915_drm.h"
35#include "i915_drv.h"
36
37#define DRM_I915_RING_DEBUG 1
38
39
40#if defined(CONFIG_DEBUG_FS)
41
433e12f7
BG		 42#define ACTIVE_LIST 1
43#define FLUSHING_LIST 2
44#define INACTIVE_LIST 3
2017263e 45
a6172a80
CW		 46static const char *get_pin_flag(struct drm_i915_gem_object *obj_priv)
47{
48 if (obj_priv->user_pin_count > 0)
49 return "P";
50 else if (obj_priv->pin_count > 0)
51 return "p";
52 else
53 return " ";
54}
55
56static const char *get_tiling_flag(struct drm_i915_gem_object *obj_priv)
57{
58 switch (obj_priv->tiling_mode) {
59 default:
60 case I915_TILING_NONE: return " ";
61 case I915_TILING_X: return "X";
62 case I915_TILING_Y: return "Y";
63 }
64}
65
433e12f7 66static int i915_gem_object_list_info(struct seq_file *m, void *data)
2017263e
BG		 67{
68 struct drm_info_node *node = (struct drm_info_node *) m->private;
433e12f7
BG		 69 uintptr_t list = (uintptr_t) node->info_ent->data;
70 struct list_head *head;
2017263e
BG		 71 struct drm_device *dev = node->minor->dev;
72 drm_i915_private_t *dev_priv = dev->dev_private;
73 struct drm_i915_gem_object *obj_priv;
5e118f41 74 spinlock_t *lock = NULL;
2017263e 75
433e12f7
BG		 76 switch (list) {
77 case ACTIVE_LIST:
78 seq_printf(m, "Active:\n");
5e118f41 79 lock = &dev_priv->mm.active_list_lock;
852835f3 80 head = &dev_priv->render_ring.active_list;
433e12f7
BG		 81 break;
82 case INACTIVE_LIST:
a17458fc 83 seq_printf(m, "Inactive:\n");
433e12f7
BG		 84 head = &dev_priv->mm.inactive_list;
85 break;
86 case FLUSHING_LIST:
87 seq_printf(m, "Flushing:\n");
88 head = &dev_priv->mm.flushing_list;
89 break;
90 default:
91 DRM_INFO("Ooops, unexpected list\n");
92 return 0;
2017263e 93 }
2017263e 94
a17458fc
BG		 95 if (lock)
96 spin_lock(lock);
433e12f7 97 list_for_each_entry(obj_priv, head, list)
2017263e 98 {
fcffb947 99 seq_printf(m, " %p: %s %8zd %08x %08x %d%s%s",
a8089e84 100 &obj_priv->base,
a6172a80 101 get_pin_flag(obj_priv),
a8089e84
DV		 102 obj_priv->base.size,
103 obj_priv->base.read_domains,
104 obj_priv->base.write_domain,
725ceaa0 105 obj_priv->last_rendering_seqno,
fcffb947
CW		 106 obj_priv->dirty ? " dirty" : "",
107 obj_priv->madv == I915_MADV_DONTNEED ? " purgeable" : "");
f4ceda89 108
a8089e84
DV		 109 if (obj_priv->base.name)
110 seq_printf(m, " (name: %d)", obj_priv->base.name);
f4ceda89 111 if (obj_priv->fence_reg != I915_FENCE_REG_NONE)
a01c75b3
BG		 112 seq_printf(m, " (fence: %d)", obj_priv->fence_reg);
113 if (obj_priv->gtt_space != NULL)
114 seq_printf(m, " (gtt_offset: %08x)", obj_priv->gtt_offset);
115
f4ceda89 116 seq_printf(m, "\n");
2017263e 117 }
5e118f41
CW		 118
119 if (lock)
120 spin_unlock(lock);
2017263e
BG		 121 return 0;
122}
123
124static int i915_gem_request_info(struct seq_file *m, void *data)
125{
126 struct drm_info_node *node = (struct drm_info_node *) m->private;
127 struct drm_device *dev = node->minor->dev;
128 drm_i915_private_t *dev_priv = dev->dev_private;
129 struct drm_i915_gem_request *gem_request;
130
131 seq_printf(m, "Request:\n");
852835f3
ZN		 132 list_for_each_entry(gem_request, &dev_priv->render_ring.request_list,
133 list) {
2017263e
BG		 134 seq_printf(m, " %d @ %d\n",
135 gem_request->seqno,
136 (int) (jiffies - gem_request->emitted_jiffies));
137 }
138 return 0;
139}
140
141static int i915_gem_seqno_info(struct seq_file *m, void *data)
142{
143 struct drm_info_node *node = (struct drm_info_node *) m->private;
144 struct drm_device *dev = node->minor->dev;
145 drm_i915_private_t *dev_priv = dev->dev_private;
146
147 if (dev_priv->hw_status_page != NULL) {
148 seq_printf(m, "Current sequence: %d\n",
852835f3 149 i915_get_gem_seqno(dev, &dev_priv->render_ring));
2017263e
BG		 150 } else {
151 seq_printf(m, "Current sequence: hws uninitialized\n");
152 }
153 seq_printf(m, "Waiter sequence: %d\n",
154 dev_priv->mm.waiting_gem_seqno);
155 seq_printf(m, "IRQ sequence: %d\n", dev_priv->mm.irq_gem_seqno);
156 return 0;
157}
158
159
160static int i915_interrupt_info(struct seq_file *m, void *data)
161{
162 struct drm_info_node *node = (struct drm_info_node *) m->private;
163 struct drm_device *dev = node->minor->dev;
164 drm_i915_private_t *dev_priv = dev->dev_private;
165
bad720ff 166 if (!HAS_PCH_SPLIT(dev)) {
5f6a1695
ZW		 167 seq_printf(m, "Interrupt enable: %08x\n",
168 I915_READ(IER));
169 seq_printf(m, "Interrupt identity: %08x\n",
170 I915_READ(IIR));
171 seq_printf(m, "Interrupt mask: %08x\n",
172 I915_READ(IMR));
173 seq_printf(m, "Pipe A stat: %08x\n",
174 I915_READ(PIPEASTAT));
175 seq_printf(m, "Pipe B stat: %08x\n",
176 I915_READ(PIPEBSTAT));
177 } else {
178 seq_printf(m, "North Display Interrupt enable: %08x\n",
179 I915_READ(DEIER));
180 seq_printf(m, "North Display Interrupt identity: %08x\n",
181 I915_READ(DEIIR));
182 seq_printf(m, "North Display Interrupt mask: %08x\n",
183 I915_READ(DEIMR));
184 seq_printf(m, "South Display Interrupt enable: %08x\n",
185 I915_READ(SDEIER));
186 seq_printf(m, "South Display Interrupt identity: %08x\n",
187 I915_READ(SDEIIR));
188 seq_printf(m, "South Display Interrupt mask: %08x\n",
189 I915_READ(SDEIMR));
190 seq_printf(m, "Graphics Interrupt enable: %08x\n",
191 I915_READ(GTIER));
192 seq_printf(m, "Graphics Interrupt identity: %08x\n",
193 I915_READ(GTIIR));
194 seq_printf(m, "Graphics Interrupt mask: %08x\n",
195 I915_READ(GTIMR));
196 }
2017263e
BG		 197 seq_printf(m, "Interrupts received: %d\n",
198 atomic_read(&dev_priv->irq_received));
199 if (dev_priv->hw_status_page != NULL) {
200 seq_printf(m, "Current sequence: %d\n",
852835f3 201 i915_get_gem_seqno(dev, &dev_priv->render_ring));
2017263e
BG		 202 } else {
203 seq_printf(m, "Current sequence: hws uninitialized\n");
204 }
205 seq_printf(m, "Waiter sequence: %d\n",
206 dev_priv->mm.waiting_gem_seqno);
207 seq_printf(m, "IRQ sequence: %d\n",
208 dev_priv->mm.irq_gem_seqno);
209 return 0;
210}
211
a6172a80
CW		 212static int i915_gem_fence_regs_info(struct seq_file *m, void *data)
213{
214 struct drm_info_node *node = (struct drm_info_node *) m->private;
215 struct drm_device *dev = node->minor->dev;
216 drm_i915_private_t *dev_priv = dev->dev_private;
217 int i;
218
219 seq_printf(m, "Reserved fences = %d\n", dev_priv->fence_reg_start);
220 seq_printf(m, "Total fences = %d\n", dev_priv->num_fence_regs);
221 for (i = 0; i < dev_priv->num_fence_regs; i++) {
222 struct drm_gem_object *obj = dev_priv->fence_regs[i].obj;
223
224 if (obj == NULL) {
225 seq_printf(m, "Fenced object[%2d] = unused\n", i);
226 } else {
227 struct drm_i915_gem_object *obj_priv;
228
23010e43 229 obj_priv = to_intel_bo(obj);
a6172a80 230 seq_printf(m, "Fenced object[%2d] = %p: %s "
0b4d569d 231 "%08x %08zx %08x %s %08x %08x %d",
a6172a80
CW		 232 i, obj, get_pin_flag(obj_priv),
233 obj_priv->gtt_offset,
234 obj->size, obj_priv->stride,
235 get_tiling_flag(obj_priv),
236 obj->read_domains, obj->write_domain,
237 obj_priv->last_rendering_seqno);
238 if (obj->name)
239 seq_printf(m, " (name: %d)", obj->name);
240 seq_printf(m, "\n");
241 }
242 }
243
244 return 0;
245}
246
2017263e
BG		 247static int i915_hws_info(struct seq_file *m, void *data)
248{
249 struct drm_info_node *node = (struct drm_info_node *) m->private;
250 struct drm_device *dev = node->minor->dev;
251 drm_i915_private_t *dev_priv = dev->dev_private;
252 int i;
253 volatile u32 *hws;
254
255 hws = (volatile u32 *)dev_priv->hw_status_page;
256 if (hws == NULL)
257 return 0;
258
259 for (i = 0; i < 4096 / sizeof(u32) / 4; i += 4) {
260 seq_printf(m, "0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n",
261 i * 4,
262 hws[i], hws[i + 1], hws[i + 2], hws[i + 3]);
263 }
264 return 0;
265}
266
6911a9b8
BG		 267static void i915_dump_pages(struct seq_file *m, struct page **pages, int page_count)
268{
269 int page, i;
270 uint32_t *mem;
271
272 for (page = 0; page < page_count; page++) {
ba86bf8b 273 mem = kmap_atomic(pages[page], KM_USER0);
6911a9b8
BG		 274 for (i = 0; i < PAGE_SIZE; i += 4)
275 seq_printf(m, "%08x : %08x\n", i, mem[i / 4]);
656cb793 276 kunmap_atomic(mem, KM_USER0);
6911a9b8
BG		 277 }
278}
279
280static int i915_batchbuffer_info(struct seq_file *m, void *data)
281{
282 struct drm_info_node *node = (struct drm_info_node *) m->private;
283 struct drm_device *dev = node->minor->dev;
284 drm_i915_private_t *dev_priv = dev->dev_private;
285 struct drm_gem_object *obj;
286 struct drm_i915_gem_object *obj_priv;
287 int ret;
288
289 spin_lock(&dev_priv->mm.active_list_lock);
290
852835f3
ZN		 291 list_for_each_entry(obj_priv, &dev_priv->render_ring.active_list,
292 list) {
a8089e84 293 obj = &obj_priv->base;
6911a9b8 294 if (obj->read_domains & I915_GEM_DOMAIN_COMMAND) {
4bdadb97 295 ret = i915_gem_object_get_pages(obj, 0);
6911a9b8
BG		 296 if (ret) {
297 DRM_ERROR("Failed to get pages: %d\n", ret);
298 spin_unlock(&dev_priv->mm.active_list_lock);
299 return ret;
300 }
301
302 seq_printf(m, "--- gtt_offset = 0x%08x\n", obj_priv->gtt_offset);
303 i915_dump_pages(m, obj_priv->pages, obj->size / PAGE_SIZE);
304
305 i915_gem_object_put_pages(obj);
306 }
307 }
308
309 spin_unlock(&dev_priv->mm.active_list_lock);
310
311 return 0;
312}
313
314static int i915_ringbuffer_data(struct seq_file *m, void *data)
315{
316 struct drm_info_node *node = (struct drm_info_node *) m->private;
317 struct drm_device *dev = node->minor->dev;
318 drm_i915_private_t *dev_priv = dev->dev_private;
319 u8 *virt;
320 uint32_t *ptr, off;
321
8187a2b7 322 if (!dev_priv->render_ring.gem_object) {
6911a9b8
BG		 323 seq_printf(m, "No ringbuffer setup\n");
324 return 0;
325 }
326
d3301d86 327 virt = dev_priv->render_ring.virtual_start;
6911a9b8 328
8187a2b7 329 for (off = 0; off < dev_priv->render_ring.size; off += 4) {
6911a9b8
BG		 330 ptr = (uint32_t *)(virt + off);
331 seq_printf(m, "%08x : %08x\n", off, *ptr);
332 }
333
334 return 0;
335}
336
337static int i915_ringbuffer_info(struct seq_file *m, void *data)
338{
339 struct drm_info_node *node = (struct drm_info_node *) m->private;
340 struct drm_device *dev = node->minor->dev;
341 drm_i915_private_t *dev_priv = dev->dev_private;
0ef82af7 342 unsigned int head, tail;
6911a9b8
BG		 343
344 head = I915_READ(PRB0_HEAD) & HEAD_ADDR;
345 tail = I915_READ(PRB0_TAIL) & TAIL_ADDR;
6911a9b8
BG		 346
347 seq_printf(m, "RingHead : %08x\n", head);
348 seq_printf(m, "RingTail : %08x\n", tail);
8187a2b7 349 seq_printf(m, "RingSize : %08lx\n", dev_priv->render_ring.size);
76cff81a 350 seq_printf(m, "Acthd : %08x\n", I915_READ(IS_I965G(dev) ? ACTHD_I965 : ACTHD));
6911a9b8
BG		 351
352 return 0;
353}
354
9df30794
CW		 355static const char *pin_flag(int pinned)
356{
357 if (pinned > 0)
358 return " P";
359 else if (pinned < 0)
360 return " p";
361 else
362 return "";
363}
364
365static const char *tiling_flag(int tiling)
366{
367 switch (tiling) {
368 default:
369 case I915_TILING_NONE: return "";
370 case I915_TILING_X: return " X";
371 case I915_TILING_Y: return " Y";
372 }
373}
374
375static const char *dirty_flag(int dirty)
376{
377 return dirty ? " dirty" : "";
378}
379
380static const char *purgeable_flag(int purgeable)
381{
382 return purgeable ? " purgeable" : "";
383}
384
63eeaf38
JB		 385static int i915_error_state(struct seq_file *m, void *unused)
386{
387 struct drm_info_node *node = (struct drm_info_node *) m->private;
388 struct drm_device *dev = node->minor->dev;
389 drm_i915_private_t *dev_priv = dev->dev_private;
390 struct drm_i915_error_state *error;
391 unsigned long flags;
9df30794 392 int i, page, offset, elt;
63eeaf38
JB		 393
394 spin_lock_irqsave(&dev_priv->error_lock, flags);
395 if (!dev_priv->first_error) {
396 seq_printf(m, "no error state collected\n");
397 goto out;
398 }
399
400 error = dev_priv->first_error;
401
8a905236
JB		 402 seq_printf(m, "Time: %ld s %ld us\n", error->time.tv_sec,
403 error->time.tv_usec);
9df30794 404 seq_printf(m, "PCI ID: 0x%04x\n", dev->pci_device);
63eeaf38
JB		 405 seq_printf(m, "EIR: 0x%08x\n", error->eir);
406 seq_printf(m, " PGTBL_ER: 0x%08x\n", error->pgtbl_er);
407 seq_printf(m, " INSTPM: 0x%08x\n", error->instpm);
408 seq_printf(m, " IPEIR: 0x%08x\n", error->ipeir);
409 seq_printf(m, " IPEHR: 0x%08x\n", error->ipehr);
410 seq_printf(m, " INSTDONE: 0x%08x\n", error->instdone);
411 seq_printf(m, " ACTHD: 0x%08x\n", error->acthd);
412 if (IS_I965G(dev)) {
413 seq_printf(m, " INSTPS: 0x%08x\n", error->instps);
414 seq_printf(m, " INSTDONE1: 0x%08x\n", error->instdone1);
415 }
9df30794
CW		 416 seq_printf(m, "seqno: 0x%08x\n", error->seqno);
417
418 if (error->active_bo_count) {
419 seq_printf(m, "Buffers [%d]:\n", error->active_bo_count);
420
421 for (i = 0; i < error->active_bo_count; i++) {
422 seq_printf(m, " %08x %8zd %08x %08x %08x%s%s%s%s",
423 error->active_bo[i].gtt_offset,
424 error->active_bo[i].size,
425 error->active_bo[i].read_domains,
426 error->active_bo[i].write_domain,
427 error->active_bo[i].seqno,
428 pin_flag(error->active_bo[i].pinned),
429 tiling_flag(error->active_bo[i].tiling),
430 dirty_flag(error->active_bo[i].dirty),
431 purgeable_flag(error->active_bo[i].purgeable));
432
433 if (error->active_bo[i].name)
434 seq_printf(m, " (name: %d)", error->active_bo[i].name);
435 if (error->active_bo[i].fence_reg != I915_FENCE_REG_NONE)
436 seq_printf(m, " (fence: %d)", error->active_bo[i].fence_reg);
437
438 seq_printf(m, "\n");
439 }
440 }
441
442 for (i = 0; i < ARRAY_SIZE(error->batchbuffer); i++) {
443 if (error->batchbuffer[i]) {
444 struct drm_i915_error_object *obj = error->batchbuffer[i];
445
446 seq_printf(m, "--- gtt_offset = 0x%08x\n", obj->gtt_offset);
447 offset = 0;
448 for (page = 0; page < obj->page_count; page++) {
449 for (elt = 0; elt < PAGE_SIZE/4; elt++) {
450 seq_printf(m, "%08x : %08x\n", offset, obj->pages[page][elt]);
451 offset += 4;
452 }
453 }
454 }
455 }
456
457 if (error->ringbuffer) {
458 struct drm_i915_error_object *obj = error->ringbuffer;
459
460 seq_printf(m, "--- ringbuffer = 0x%08x\n", obj->gtt_offset);
461 offset = 0;
462 for (page = 0; page < obj->page_count; page++) {
463 for (elt = 0; elt < PAGE_SIZE/4; elt++) {
464 seq_printf(m, "%08x : %08x\n", offset, obj->pages[page][elt]);
465 offset += 4;
466 }
467 }
468 }
63eeaf38
JB		 469
470out:
471 spin_unlock_irqrestore(&dev_priv->error_lock, flags);
472
473 return 0;
474}
6911a9b8 475
f97108d1
JB		 476static int i915_rstdby_delays(struct seq_file *m, void *unused)
477{
478 struct drm_info_node *node = (struct drm_info_node *) m->private;
479 struct drm_device *dev = node->minor->dev;
480 drm_i915_private_t *dev_priv = dev->dev_private;
481 u16 crstanddelay = I915_READ16(CRSTANDVID);
482
483 seq_printf(m, "w/ctx: %d, w/o ctx: %d\n", (crstanddelay >> 8) & 0x3f, (crstanddelay & 0x3f));
484
485 return 0;
486}
487
488static int i915_cur_delayinfo(struct seq_file *m, void *unused)
489{
490 struct drm_info_node *node = (struct drm_info_node *) m->private;
491 struct drm_device *dev = node->minor->dev;
492 drm_i915_private_t *dev_priv = dev->dev_private;
493 u16 rgvswctl = I915_READ16(MEMSWCTL);
494
495 seq_printf(m, "Last command: 0x%01x\n", (rgvswctl >> 13) & 0x3);
496 seq_printf(m, "Command status: %d\n", (rgvswctl >> 12) & 1);
497 seq_printf(m, "P%d DELAY 0x%02x\n", (rgvswctl >> 8) & 0xf,
498 rgvswctl & 0x3f);
499
500 return 0;
501}
502
503static int i915_delayfreq_table(struct seq_file *m, void *unused)
504{
505 struct drm_info_node *node = (struct drm_info_node *) m->private;
506 struct drm_device *dev = node->minor->dev;
507 drm_i915_private_t *dev_priv = dev->dev_private;
508 u32 delayfreq;
509 int i;
510
511 for (i = 0; i < 16; i++) {
512 delayfreq = I915_READ(PXVFREQ_BASE + i * 4);
513 seq_printf(m, "P%02dVIDFREQ: 0x%08x\n", i, delayfreq);
514 }
515
516 return 0;
517}
518
519static inline int MAP_TO_MV(int map)
520{
521 return 1250 - (map * 25);
522}
523
524static int i915_inttoext_table(struct seq_file *m, void *unused)
525{
526 struct drm_info_node *node = (struct drm_info_node *) m->private;
527 struct drm_device *dev = node->minor->dev;
528 drm_i915_private_t *dev_priv = dev->dev_private;
529 u32 inttoext;
530 int i;
531
532 for (i = 1; i <= 32; i++) {
533 inttoext = I915_READ(INTTOEXT_BASE_ILK + i * 4);
534 seq_printf(m, "INTTOEXT%02d: 0x%08x\n", i, inttoext);
535 }
536
537 return 0;
538}
539
540static int i915_drpc_info(struct seq_file *m, void *unused)
541{
542 struct drm_info_node *node = (struct drm_info_node *) m->private;
543 struct drm_device *dev = node->minor->dev;
544 drm_i915_private_t *dev_priv = dev->dev_private;
545 u32 rgvmodectl = I915_READ(MEMMODECTL);
546
547 seq_printf(m, "HD boost: %s\n", (rgvmodectl & MEMMODE_BOOST_EN) ?
548 "yes" : "no");
549 seq_printf(m, "Boost freq: %d\n",
550 (rgvmodectl & MEMMODE_BOOST_FREQ_MASK) >>
551 MEMMODE_BOOST_FREQ_SHIFT);
552 seq_printf(m, "HW control enabled: %s\n",
553 rgvmodectl & MEMMODE_HWIDLE_EN ? "yes" : "no");
554 seq_printf(m, "SW control enabled: %s\n",
555 rgvmodectl & MEMMODE_SWMODE_EN ? "yes" : "no");
556 seq_printf(m, "Gated voltage change: %s\n",
557 rgvmodectl & MEMMODE_RCLK_GATE ? "yes" : "no");
558 seq_printf(m, "Starting frequency: P%d\n",
559 (rgvmodectl & MEMMODE_FSTART_MASK) >> MEMMODE_FSTART_SHIFT);
560 seq_printf(m, "Max frequency: P%d\n",
561 (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT);
562 seq_printf(m, "Min frequency: P%d\n", (rgvmodectl & MEMMODE_FMIN_MASK));
563
564 return 0;
565}
566
b5e50c3f
JB		 567static int i915_fbc_status(struct seq_file *m, void *unused)
568{
569 struct drm_info_node *node = (struct drm_info_node *) m->private;
570 struct drm_device *dev = node->minor->dev;
b5e50c3f 571 drm_i915_private_t *dev_priv = dev->dev_private;
b5e50c3f 572
ee5382ae 573 if (!I915_HAS_FBC(dev)) {
b5e50c3f
JB		 574 seq_printf(m, "FBC unsupported on this chipset\n");
575 return 0;
576 }
577
ee5382ae 578 if (intel_fbc_enabled(dev)) {
b5e50c3f
JB		 579 seq_printf(m, "FBC enabled\n");
580 } else {
581 seq_printf(m, "FBC disabled: ");
582 switch (dev_priv->no_fbc_reason) {
583 case FBC_STOLEN_TOO_SMALL:
584 seq_printf(m, "not enough stolen memory");
585 break;
586 case FBC_UNSUPPORTED_MODE:
587 seq_printf(m, "mode not supported");
588 break;
589 case FBC_MODE_TOO_LARGE:
590 seq_printf(m, "mode too large");
591 break;
592 case FBC_BAD_PLANE:
593 seq_printf(m, "FBC unsupported on plane");
594 break;
595 case FBC_NOT_TILED:
596 seq_printf(m, "scanout buffer not tiled");
597 break;
598 default:
599 seq_printf(m, "unknown reason");
600 }
601 seq_printf(m, "\n");
602 }
603 return 0;
604}
605
4a9bef37
JB		 606static int i915_sr_status(struct seq_file *m, void *unused)
607{
608 struct drm_info_node *node = (struct drm_info_node *) m->private;
609 struct drm_device *dev = node->minor->dev;
610 drm_i915_private_t *dev_priv = dev->dev_private;
611 bool sr_enabled = false;
612
613 if (IS_I965G(dev) || IS_I945G(dev) || IS_I945GM(dev))
614 sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN;
615 else if (IS_I915GM(dev))
616 sr_enabled = I915_READ(INSTPM) & INSTPM_SELF_EN;
617 else if (IS_PINEVIEW(dev))
618 sr_enabled = I915_READ(DSPFW3) & PINEVIEW_SELF_REFRESH_EN;
619
620 seq_printf(m, "self-refresh: %s\n", sr_enabled ? "enabled" :
621 "disabled");
622
623 return 0;
624}
625
f3cd474b
CW		 626static int
627i915_wedged_open(struct inode *inode,
628 struct file *filp)
629{
630 filp->private_data = inode->i_private;
631 return 0;
632}
633
634static ssize_t
635i915_wedged_read(struct file *filp,
636 char __user *ubuf,
637 size_t max,
638 loff_t *ppos)
639{
640 struct drm_device *dev = filp->private_data;
641 drm_i915_private_t *dev_priv = dev->dev_private;
642 char buf[80];
643 int len;
644
645 len = snprintf(buf, sizeof (buf),
646 "wedged : %d\n",
647 atomic_read(&dev_priv->mm.wedged));
648
649 return simple_read_from_buffer(ubuf, max, ppos, buf, len);
650}
651
652static ssize_t
653i915_wedged_write(struct file *filp,
654 const char __user *ubuf,
655 size_t cnt,
656 loff_t *ppos)
657{
658 struct drm_device *dev = filp->private_data;
659 drm_i915_private_t *dev_priv = dev->dev_private;
660 char buf[20];
661 int val = 1;
662
663 if (cnt > 0) {
664 if (cnt > sizeof (buf) - 1)
665 return -EINVAL;
666
667 if (copy_from_user(buf, ubuf, cnt))
668 return -EFAULT;
669 buf[cnt] = 0;
670
671 val = simple_strtoul(buf, NULL, 0);
672 }
673
674 DRM_INFO("Manually setting wedged to %d\n", val);
675
676 atomic_set(&dev_priv->mm.wedged, val);
677 if (val) {
678 DRM_WAKEUP(&dev_priv->irq_queue);
679 queue_work(dev_priv->wq, &dev_priv->error_work);
680 }
681
682 return cnt;
683}
684
685static const struct file_operations i915_wedged_fops = {
686 .owner = THIS_MODULE,
687 .open = i915_wedged_open,
688 .read = i915_wedged_read,
689 .write = i915_wedged_write,
690};
691
692/* As the drm_debugfs_init() routines are called before dev->dev_private is
693 * allocated we need to hook into the minor for release. */
694static int
695drm_add_fake_info_node(struct drm_minor *minor,
696 struct dentry *ent,
697 const void *key)
698{
699 struct drm_info_node *node;
700
701 node = kmalloc(sizeof(struct drm_info_node), GFP_KERNEL);
702 if (node == NULL) {
703 debugfs_remove(ent);
704 return -ENOMEM;
705 }
706
707 node->minor = minor;
708 node->dent = ent;
709 node->info_ent = (void *) key;
710 list_add(&node->list, &minor->debugfs_nodes.list);
711
712 return 0;
713}
714
715static int i915_wedged_create(struct dentry *root, struct drm_minor *minor)
716{
717 struct drm_device *dev = minor->dev;
718 struct dentry *ent;
719
720 ent = debugfs_create_file("i915_wedged",
721 S_IRUGO | S_IWUSR,
722 root, dev,
723 &i915_wedged_fops);
724 if (IS_ERR(ent))
725 return PTR_ERR(ent);
726
727 return drm_add_fake_info_node(minor, ent, &i915_wedged_fops);
728}
9e3a6d15 729
27c202ad 730static struct drm_info_list i915_debugfs_list[] = {
433e12f7
BG		 731 {"i915_gem_active", i915_gem_object_list_info, 0, (void *) ACTIVE_LIST},
732 {"i915_gem_flushing", i915_gem_object_list_info, 0, (void *) FLUSHING_LIST},
733 {"i915_gem_inactive", i915_gem_object_list_info, 0, (void *) INACTIVE_LIST},
2017263e
BG		 734 {"i915_gem_request", i915_gem_request_info, 0},
735 {"i915_gem_seqno", i915_gem_seqno_info, 0},
a6172a80 736 {"i915_gem_fence_regs", i915_gem_fence_regs_info, 0},
2017263e
BG		 737 {"i915_gem_interrupt", i915_interrupt_info, 0},
738 {"i915_gem_hws", i915_hws_info, 0},
6911a9b8
BG		 739 {"i915_ringbuffer_data", i915_ringbuffer_data, 0},
740 {"i915_ringbuffer_info", i915_ringbuffer_info, 0},
741 {"i915_batchbuffers", i915_batchbuffer_info, 0},
63eeaf38 742 {"i915_error_state", i915_error_state, 0},
f97108d1
JB		 743 {"i915_rstdby_delays", i915_rstdby_delays, 0},
744 {"i915_cur_delayinfo", i915_cur_delayinfo, 0},
745 {"i915_delayfreq_table", i915_delayfreq_table, 0},
746 {"i915_inttoext_table", i915_inttoext_table, 0},
747 {"i915_drpc_info", i915_drpc_info, 0},
b5e50c3f 748 {"i915_fbc_status", i915_fbc_status, 0},
4a9bef37 749 {"i915_sr_status", i915_sr_status, 0},
2017263e 750};
27c202ad 751#define I915_DEBUGFS_ENTRIES ARRAY_SIZE(i915_debugfs_list)
2017263e 752
27c202ad 753int i915_debugfs_init(struct drm_minor *minor)
2017263e 754{
f3cd474b
CW		 755 int ret;
756
757 ret = i915_wedged_create(minor->debugfs_root, minor);
758 if (ret)
759 return ret;
760
27c202ad
BG		 761 return drm_debugfs_create_files(i915_debugfs_list,
762 I915_DEBUGFS_ENTRIES,
2017263e
BG		 763 minor->debugfs_root, minor);
764}
765
27c202ad 766void i915_debugfs_cleanup(struct drm_minor *minor)
2017263e 767{
27c202ad
BG		 768 drm_debugfs_remove_files(i915_debugfs_list,
769 I915_DEBUGFS_ENTRIES, minor);
33db679b
KH		 770 drm_debugfs_remove_files((struct drm_info_list *) &i915_wedged_fops,
771 1, minor);
2017263e
BG		 772}
773
774#endif /* CONFIG_DEBUG_FS */
Linux 6.x block layer and io_uring tree(s)