projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Linux 3.12-rc3
[linux-2.6-block.git] / drivers / gpu / drm / i2c / tda998x_drv.c
CommitLineData
e7792ce2
RC		 1/*
2 * Copyright (C) 2012 Texas Instruments
3 * Author: Rob Clark <robdclark@gmail.com>
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 as published by
7 * the Free Software Foundation.
8 *
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program. If not, see <http://www.gnu.org/licenses/>.
16 */
17
18
19
20#include <linux/module.h>
21
22#include <drm/drmP.h>
23#include <drm/drm_crtc_helper.h>
24#include <drm/drm_encoder_slave.h>
25#include <drm/drm_edid.h>
c4c11dd1 26#include <drm/i2c/tda998x.h>
e7792ce2
RC		 27
28#define DBG(fmt, ...) DRM_DEBUG(fmt"\n", ##__VA_ARGS__)
29
30struct tda998x_priv {
31 struct i2c_client *cec;
32 uint16_t rev;
33 uint8_t current_page;
34 int dpms;
c4c11dd1 35 bool is_hdmi_sink;
5e74c22c
RK		 36 u8 vip_cntrl_0;
37 u8 vip_cntrl_1;
38 u8 vip_cntrl_2;
c4c11dd1 39 struct tda998x_encoder_params params;
e7792ce2
RC		 40};
41
42#define to_tda998x_priv(x) ((struct tda998x_priv *)to_encoder_slave(x)->slave_priv)
43
44/* The TDA9988 series of devices use a paged register scheme.. to simplify
45 * things we encode the page # in upper bits of the register #. To read/
46 * write a given register, we need to make sure CURPAGE register is set
47 * appropriately. Which implies reads/writes are not atomic. Fun!
48 */
49
50#define REG(page, addr) (((page) << 8) | (addr))
51#define REG2ADDR(reg) ((reg) & 0xff)
52#define REG2PAGE(reg) (((reg) >> 8) & 0xff)
53
54#define REG_CURPAGE 0xff /* write */
55
56
57/* Page 00h: General Control */
58#define REG_VERSION_LSB REG(0x00, 0x00) /* read */
59#define REG_MAIN_CNTRL0 REG(0x00, 0x01) /* read/write */
60# define MAIN_CNTRL0_SR (1 << 0)
61# define MAIN_CNTRL0_DECS (1 << 1)
62# define MAIN_CNTRL0_DEHS (1 << 2)
63# define MAIN_CNTRL0_CECS (1 << 3)
64# define MAIN_CNTRL0_CEHS (1 << 4)
65# define MAIN_CNTRL0_SCALER (1 << 7)
66#define REG_VERSION_MSB REG(0x00, 0x02) /* read */
67#define REG_SOFTRESET REG(0x00, 0x0a) /* write */
68# define SOFTRESET_AUDIO (1 << 0)
69# define SOFTRESET_I2C_MASTER (1 << 1)
70#define REG_DDC_DISABLE REG(0x00, 0x0b) /* read/write */
71#define REG_CCLK_ON REG(0x00, 0x0c) /* read/write */
72#define REG_I2C_MASTER REG(0x00, 0x0d) /* read/write */
73# define I2C_MASTER_DIS_MM (1 << 0)
74# define I2C_MASTER_DIS_FILT (1 << 1)
75# define I2C_MASTER_APP_STRT_LAT (1 << 2)
c4c11dd1
RK		 76#define REG_FEAT_POWERDOWN REG(0x00, 0x0e) /* read/write */
77# define FEAT_POWERDOWN_SPDIF (1 << 3)
e7792ce2
RC		 78#define REG_INT_FLAGS_0 REG(0x00, 0x0f) /* read/write */
79#define REG_INT_FLAGS_1 REG(0x00, 0x10) /* read/write */
80#define REG_INT_FLAGS_2 REG(0x00, 0x11) /* read/write */
81# define INT_FLAGS_2_EDID_BLK_RD (1 << 1)
c4c11dd1 82#define REG_ENA_ACLK REG(0x00, 0x16) /* read/write */
e7792ce2
RC		 83#define REG_ENA_VP_0 REG(0x00, 0x18) /* read/write */
84#define REG_ENA_VP_1 REG(0x00, 0x19) /* read/write */
85#define REG_ENA_VP_2 REG(0x00, 0x1a) /* read/write */
86#define REG_ENA_AP REG(0x00, 0x1e) /* read/write */
87#define REG_VIP_CNTRL_0 REG(0x00, 0x20) /* write */
88# define VIP_CNTRL_0_MIRR_A (1 << 7)
89# define VIP_CNTRL_0_SWAP_A(x) (((x) & 7) << 4)
90# define VIP_CNTRL_0_MIRR_B (1 << 3)
91# define VIP_CNTRL_0_SWAP_B(x) (((x) & 7) << 0)
92#define REG_VIP_CNTRL_1 REG(0x00, 0x21) /* write */
93# define VIP_CNTRL_1_MIRR_C (1 << 7)
94# define VIP_CNTRL_1_SWAP_C(x) (((x) & 7) << 4)
95# define VIP_CNTRL_1_MIRR_D (1 << 3)
96# define VIP_CNTRL_1_SWAP_D(x) (((x) & 7) << 0)
97#define REG_VIP_CNTRL_2 REG(0x00, 0x22) /* write */
98# define VIP_CNTRL_2_MIRR_E (1 << 7)
99# define VIP_CNTRL_2_SWAP_E(x) (((x) & 7) << 4)
100# define VIP_CNTRL_2_MIRR_F (1 << 3)
101# define VIP_CNTRL_2_SWAP_F(x) (((x) & 7) << 0)
102#define REG_VIP_CNTRL_3 REG(0x00, 0x23) /* write */
103# define VIP_CNTRL_3_X_TGL (1 << 0)
104# define VIP_CNTRL_3_H_TGL (1 << 1)
105# define VIP_CNTRL_3_V_TGL (1 << 2)
106# define VIP_CNTRL_3_EMB (1 << 3)
107# define VIP_CNTRL_3_SYNC_DE (1 << 4)
108# define VIP_CNTRL_3_SYNC_HS (1 << 5)
109# define VIP_CNTRL_3_DE_INT (1 << 6)
110# define VIP_CNTRL_3_EDGE (1 << 7)
111#define REG_VIP_CNTRL_4 REG(0x00, 0x24) /* write */
112# define VIP_CNTRL_4_BLC(x) (((x) & 3) << 0)
113# define VIP_CNTRL_4_BLANKIT(x) (((x) & 3) << 2)
114# define VIP_CNTRL_4_CCIR656 (1 << 4)
115# define VIP_CNTRL_4_656_ALT (1 << 5)
116# define VIP_CNTRL_4_TST_656 (1 << 6)
117# define VIP_CNTRL_4_TST_PAT (1 << 7)
118#define REG_VIP_CNTRL_5 REG(0x00, 0x25) /* write */
119# define VIP_CNTRL_5_CKCASE (1 << 0)
120# define VIP_CNTRL_5_SP_CNT(x) (((x) & 3) << 1)
c4c11dd1 121#define REG_MUX_AP REG(0x00, 0x26) /* read/write */
bcb2481d 122#define REG_MUX_VP_VIP_OUT REG(0x00, 0x27) /* read/write */
e7792ce2
RC		 123#define REG_MAT_CONTRL REG(0x00, 0x80) /* write */
124# define MAT_CONTRL_MAT_SC(x) (((x) & 3) << 0)
125# define MAT_CONTRL_MAT_BP (1 << 2)
126#define REG_VIDFORMAT REG(0x00, 0xa0) /* write */
127#define REG_REFPIX_MSB REG(0x00, 0xa1) /* write */
128#define REG_REFPIX_LSB REG(0x00, 0xa2) /* write */
129#define REG_REFLINE_MSB REG(0x00, 0xa3) /* write */
130#define REG_REFLINE_LSB REG(0x00, 0xa4) /* write */
131#define REG_NPIX_MSB REG(0x00, 0xa5) /* write */
132#define REG_NPIX_LSB REG(0x00, 0xa6) /* write */
133#define REG_NLINE_MSB REG(0x00, 0xa7) /* write */
134#define REG_NLINE_LSB REG(0x00, 0xa8) /* write */
135#define REG_VS_LINE_STRT_1_MSB REG(0x00, 0xa9) /* write */
136#define REG_VS_LINE_STRT_1_LSB REG(0x00, 0xaa) /* write */
137#define REG_VS_PIX_STRT_1_MSB REG(0x00, 0xab) /* write */
138#define REG_VS_PIX_STRT_1_LSB REG(0x00, 0xac) /* write */
139#define REG_VS_LINE_END_1_MSB REG(0x00, 0xad) /* write */
140#define REG_VS_LINE_END_1_LSB REG(0x00, 0xae) /* write */
141#define REG_VS_PIX_END_1_MSB REG(0x00, 0xaf) /* write */
142#define REG_VS_PIX_END_1_LSB REG(0x00, 0xb0) /* write */
088d61d1
SH		 143#define REG_VS_LINE_STRT_2_MSB REG(0x00, 0xb1) /* write */
144#define REG_VS_LINE_STRT_2_LSB REG(0x00, 0xb2) /* write */
e7792ce2
RC		 145#define REG_VS_PIX_STRT_2_MSB REG(0x00, 0xb3) /* write */
146#define REG_VS_PIX_STRT_2_LSB REG(0x00, 0xb4) /* write */
088d61d1
SH		 147#define REG_VS_LINE_END_2_MSB REG(0x00, 0xb5) /* write */
148#define REG_VS_LINE_END_2_LSB REG(0x00, 0xb6) /* write */
e7792ce2
RC		 149#define REG_VS_PIX_END_2_MSB REG(0x00, 0xb7) /* write */
150#define REG_VS_PIX_END_2_LSB REG(0x00, 0xb8) /* write */
151#define REG_HS_PIX_START_MSB REG(0x00, 0xb9) /* write */
152#define REG_HS_PIX_START_LSB REG(0x00, 0xba) /* write */
153#define REG_HS_PIX_STOP_MSB REG(0x00, 0xbb) /* write */
154#define REG_HS_PIX_STOP_LSB REG(0x00, 0xbc) /* write */
155#define REG_VWIN_START_1_MSB REG(0x00, 0xbd) /* write */
156#define REG_VWIN_START_1_LSB REG(0x00, 0xbe) /* write */
157#define REG_VWIN_END_1_MSB REG(0x00, 0xbf) /* write */
158#define REG_VWIN_END_1_LSB REG(0x00, 0xc0) /* write */
088d61d1
SH		 159#define REG_VWIN_START_2_MSB REG(0x00, 0xc1) /* write */
160#define REG_VWIN_START_2_LSB REG(0x00, 0xc2) /* write */
161#define REG_VWIN_END_2_MSB REG(0x00, 0xc3) /* write */
162#define REG_VWIN_END_2_LSB REG(0x00, 0xc4) /* write */
e7792ce2
RC		 163#define REG_DE_START_MSB REG(0x00, 0xc5) /* write */
164#define REG_DE_START_LSB REG(0x00, 0xc6) /* write */
165#define REG_DE_STOP_MSB REG(0x00, 0xc7) /* write */
166#define REG_DE_STOP_LSB REG(0x00, 0xc8) /* write */
167#define REG_TBG_CNTRL_0 REG(0x00, 0xca) /* write */
088d61d1
SH		 168# define TBG_CNTRL_0_TOP_TGL (1 << 0)
169# define TBG_CNTRL_0_TOP_SEL (1 << 1)
170# define TBG_CNTRL_0_DE_EXT (1 << 2)
171# define TBG_CNTRL_0_TOP_EXT (1 << 3)
e7792ce2
RC		 172# define TBG_CNTRL_0_FRAME_DIS (1 << 5)
173# define TBG_CNTRL_0_SYNC_MTHD (1 << 6)
174# define TBG_CNTRL_0_SYNC_ONCE (1 << 7)
175#define REG_TBG_CNTRL_1 REG(0x00, 0xcb) /* write */
088d61d1
SH		 176# define TBG_CNTRL_1_H_TGL (1 << 0)
177# define TBG_CNTRL_1_V_TGL (1 << 1)
178# define TBG_CNTRL_1_TGL_EN (1 << 2)
179# define TBG_CNTRL_1_X_EXT (1 << 3)
180# define TBG_CNTRL_1_H_EXT (1 << 4)
181# define TBG_CNTRL_1_V_EXT (1 << 5)
e7792ce2
RC		 182# define TBG_CNTRL_1_DWIN_DIS (1 << 6)
183#define REG_ENABLE_SPACE REG(0x00, 0xd6) /* write */
184#define REG_HVF_CNTRL_0 REG(0x00, 0xe4) /* write */
185# define HVF_CNTRL_0_SM (1 << 7)
186# define HVF_CNTRL_0_RWB (1 << 6)
187# define HVF_CNTRL_0_PREFIL(x) (((x) & 3) << 2)
188# define HVF_CNTRL_0_INTPOL(x) (((x) & 3) << 0)
189#define REG_HVF_CNTRL_1 REG(0x00, 0xe5) /* write */
190# define HVF_CNTRL_1_FOR (1 << 0)
191# define HVF_CNTRL_1_YUVBLK (1 << 1)
192# define HVF_CNTRL_1_VQR(x) (((x) & 3) << 2)
193# define HVF_CNTRL_1_PAD(x) (((x) & 3) << 4)
194# define HVF_CNTRL_1_SEMI_PLANAR (1 << 6)
195#define REG_RPT_CNTRL REG(0x00, 0xf0) /* write */
c4c11dd1
RK		 196#define REG_I2S_FORMAT REG(0x00, 0xfc) /* read/write */
197# define I2S_FORMAT(x) (((x) & 3) << 0)
198#define REG_AIP_CLKSEL REG(0x00, 0xfd) /* write */
199# define AIP_CLKSEL_FS(x) (((x) & 3) << 0)
200# define AIP_CLKSEL_CLK_POL(x) (((x) & 1) << 2)
201# define AIP_CLKSEL_AIP(x) (((x) & 7) << 3)
e7792ce2
RC		 202
203
204/* Page 02h: PLL settings */
205#define REG_PLL_SERIAL_1 REG(0x02, 0x00) /* read/write */
206# define PLL_SERIAL_1_SRL_FDN (1 << 0)
207# define PLL_SERIAL_1_SRL_IZ(x) (((x) & 3) << 1)
208# define PLL_SERIAL_1_SRL_MAN_IZ (1 << 6)
209#define REG_PLL_SERIAL_2 REG(0x02, 0x01) /* read/write */
210# define PLL_SERIAL_2_SRL_NOSC(x) (((x) & 3) << 0)
211# define PLL_SERIAL_2_SRL_PR(x) (((x) & 0xf) << 4)
212#define REG_PLL_SERIAL_3 REG(0x02, 0x02) /* read/write */
213# define PLL_SERIAL_3_SRL_CCIR (1 << 0)
214# define PLL_SERIAL_3_SRL_DE (1 << 2)
215# define PLL_SERIAL_3_SRL_PXIN_SEL (1 << 4)
216#define REG_SERIALIZER REG(0x02, 0x03) /* read/write */
217#define REG_BUFFER_OUT REG(0x02, 0x04) /* read/write */
218#define REG_PLL_SCG1 REG(0x02, 0x05) /* read/write */
219#define REG_PLL_SCG2 REG(0x02, 0x06) /* read/write */
220#define REG_PLL_SCGN1 REG(0x02, 0x07) /* read/write */
221#define REG_PLL_SCGN2 REG(0x02, 0x08) /* read/write */
222#define REG_PLL_SCGR1 REG(0x02, 0x09) /* read/write */
223#define REG_PLL_SCGR2 REG(0x02, 0x0a) /* read/write */
224#define REG_AUDIO_DIV REG(0x02, 0x0e) /* read/write */
c4c11dd1
RK		 225# define AUDIO_DIV_SERCLK_1 0
226# define AUDIO_DIV_SERCLK_2 1
227# define AUDIO_DIV_SERCLK_4 2
228# define AUDIO_DIV_SERCLK_8 3
229# define AUDIO_DIV_SERCLK_16 4
230# define AUDIO_DIV_SERCLK_32 5
e7792ce2
RC		 231#define REG_SEL_CLK REG(0x02, 0x11) /* read/write */
232# define SEL_CLK_SEL_CLK1 (1 << 0)
233# define SEL_CLK_SEL_VRF_CLK(x) (((x) & 3) << 1)
234# define SEL_CLK_ENA_SC_CLK (1 << 3)
235#define REG_ANA_GENERAL REG(0x02, 0x12) /* read/write */
236
237
238/* Page 09h: EDID Control */
239#define REG_EDID_DATA_0 REG(0x09, 0x00) /* read */
240/* next 127 successive registers are the EDID block */
241#define REG_EDID_CTRL REG(0x09, 0xfa) /* read/write */
242#define REG_DDC_ADDR REG(0x09, 0xfb) /* read/write */
243#define REG_DDC_OFFS REG(0x09, 0xfc) /* read/write */
244#define REG_DDC_SEGM_ADDR REG(0x09, 0xfd) /* read/write */
245#define REG_DDC_SEGM REG(0x09, 0xfe) /* read/write */
246
247
248/* Page 10h: information frames and packets */
c4c11dd1
RK		 249#define REG_IF1_HB0 REG(0x10, 0x20) /* read/write */
250#define REG_IF2_HB0 REG(0x10, 0x40) /* read/write */
251#define REG_IF3_HB0 REG(0x10, 0x60) /* read/write */
252#define REG_IF4_HB0 REG(0x10, 0x80) /* read/write */
253#define REG_IF5_HB0 REG(0x10, 0xa0) /* read/write */
e7792ce2
RC		 254
255
256/* Page 11h: audio settings and content info packets */
257#define REG_AIP_CNTRL_0 REG(0x11, 0x00) /* read/write */
258# define AIP_CNTRL_0_RST_FIFO (1 << 0)
259# define AIP_CNTRL_0_SWAP (1 << 1)
260# define AIP_CNTRL_0_LAYOUT (1 << 2)
261# define AIP_CNTRL_0_ACR_MAN (1 << 5)
262# define AIP_CNTRL_0_RST_CTS (1 << 6)
c4c11dd1
RK		 263#define REG_CA_I2S REG(0x11, 0x01) /* read/write */
264# define CA_I2S_CA_I2S(x) (((x) & 31) << 0)
265# define CA_I2S_HBR_CHSTAT (1 << 6)
266#define REG_LATENCY_RD REG(0x11, 0x04) /* read/write */
267#define REG_ACR_CTS_0 REG(0x11, 0x05) /* read/write */
268#define REG_ACR_CTS_1 REG(0x11, 0x06) /* read/write */
269#define REG_ACR_CTS_2 REG(0x11, 0x07) /* read/write */
270#define REG_ACR_N_0 REG(0x11, 0x08) /* read/write */
271#define REG_ACR_N_1 REG(0x11, 0x09) /* read/write */
272#define REG_ACR_N_2 REG(0x11, 0x0a) /* read/write */
273#define REG_CTS_N REG(0x11, 0x0c) /* read/write */
274# define CTS_N_K(x) (((x) & 7) << 0)
275# define CTS_N_M(x) (((x) & 3) << 4)
e7792ce2
RC		 276#define REG_ENC_CNTRL REG(0x11, 0x0d) /* read/write */
277# define ENC_CNTRL_RST_ENC (1 << 0)
278# define ENC_CNTRL_RST_SEL (1 << 1)
279# define ENC_CNTRL_CTL_CODE(x) (((x) & 3) << 2)
c4c11dd1
RK		 280#define REG_DIP_FLAGS REG(0x11, 0x0e) /* read/write */
281# define DIP_FLAGS_ACR (1 << 0)
282# define DIP_FLAGS_GC (1 << 1)
283#define REG_DIP_IF_FLAGS REG(0x11, 0x0f) /* read/write */
284# define DIP_IF_FLAGS_IF1 (1 << 1)
285# define DIP_IF_FLAGS_IF2 (1 << 2)
286# define DIP_IF_FLAGS_IF3 (1 << 3)
287# define DIP_IF_FLAGS_IF4 (1 << 4)
288# define DIP_IF_FLAGS_IF5 (1 << 5)
289#define REG_CH_STAT_B(x) REG(0x11, 0x14 + (x)) /* read/write */
e7792ce2
RC		 290
291
292/* Page 12h: HDCP and OTP */
293#define REG_TX3 REG(0x12, 0x9a) /* read/write */
063b472f
RK		 294#define REG_TX4 REG(0x12, 0x9b) /* read/write */
295# define TX4_PD_RAM (1 << 1)
e7792ce2
RC		 296#define REG_TX33 REG(0x12, 0xb8) /* read/write */
297# define TX33_HDMI (1 << 1)
298
299
300/* Page 13h: Gamut related metadata packets */
301
302
303
304/* CEC registers: (not paged)
305 */
306#define REG_CEC_FRO_IM_CLK_CTRL 0xfb /* read/write */
307# define CEC_FRO_IM_CLK_CTRL_GHOST_DIS (1 << 7)
308# define CEC_FRO_IM_CLK_CTRL_ENA_OTP (1 << 6)
309# define CEC_FRO_IM_CLK_CTRL_IMCLK_SEL (1 << 1)
310# define CEC_FRO_IM_CLK_CTRL_FRO_DIV (1 << 0)
311#define REG_CEC_RXSHPDLEV 0xfe /* read */
312# define CEC_RXSHPDLEV_RXSENS (1 << 0)
313# define CEC_RXSHPDLEV_HPD (1 << 1)
314
315#define REG_CEC_ENAMODS 0xff /* read/write */
316# define CEC_ENAMODS_DIS_FRO (1 << 6)
317# define CEC_ENAMODS_DIS_CCLK (1 << 5)
318# define CEC_ENAMODS_EN_RXSENS (1 << 2)
319# define CEC_ENAMODS_EN_HDMI (1 << 1)
320# define CEC_ENAMODS_EN_CEC (1 << 0)
321
322
323/* Device versions: */
324#define TDA9989N2 0x0101
325#define TDA19989 0x0201
326#define TDA19989N2 0x0202
327#define TDA19988 0x0301
328
329static void
330cec_write(struct drm_encoder *encoder, uint16_t addr, uint8_t val)
331{
332 struct i2c_client *client = to_tda998x_priv(encoder)->cec;
333 uint8_t buf[] = {addr, val};
334 int ret;
335
336 ret = i2c_master_send(client, buf, ARRAY_SIZE(buf));
337 if (ret < 0)
338 dev_err(&client->dev, "Error %d writing to cec:0x%x\n", ret, addr);
339}
340
341static uint8_t
342cec_read(struct drm_encoder *encoder, uint8_t addr)
343{
344 struct i2c_client *client = to_tda998x_priv(encoder)->cec;
345 uint8_t val;
346 int ret;
347
348 ret = i2c_master_send(client, &addr, sizeof(addr));
349 if (ret < 0)
350 goto fail;
351
352 ret = i2c_master_recv(client, &val, sizeof(val));
353 if (ret < 0)
354 goto fail;
355
356 return val;
357
358fail:
359 dev_err(&client->dev, "Error %d reading from cec:0x%x\n", ret, addr);
360 return 0;
361}
362
363static void
364set_page(struct drm_encoder *encoder, uint16_t reg)
365{
366 struct tda998x_priv *priv = to_tda998x_priv(encoder);
367
368 if (REG2PAGE(reg) != priv->current_page) {
369 struct i2c_client *client = drm_i2c_encoder_get_client(encoder);
370 uint8_t buf[] = {
371 REG_CURPAGE, REG2PAGE(reg)
372 };
373 int ret = i2c_master_send(client, buf, sizeof(buf));
374 if (ret < 0)
375 dev_err(&client->dev, "Error %d writing to REG_CURPAGE\n", ret);
376
377 priv->current_page = REG2PAGE(reg);
378 }
379}
380
381static int
382reg_read_range(struct drm_encoder *encoder, uint16_t reg, char *buf, int cnt)
383{
384 struct i2c_client *client = drm_i2c_encoder_get_client(encoder);
385 uint8_t addr = REG2ADDR(reg);
386 int ret;
387
388 set_page(encoder, reg);
389
390 ret = i2c_master_send(client, &addr, sizeof(addr));
391 if (ret < 0)
392 goto fail;
393
394 ret = i2c_master_recv(client, buf, cnt);
395 if (ret < 0)
396 goto fail;
397
398 return ret;
399
400fail:
401 dev_err(&client->dev, "Error %d reading from 0x%x\n", ret, reg);
402 return ret;
403}
404
c4c11dd1
RK		 405static void
406reg_write_range(struct drm_encoder *encoder, uint16_t reg, uint8_t *p, int cnt)
407{
408 struct i2c_client *client = drm_i2c_encoder_get_client(encoder);
409 uint8_t buf[cnt+1];
410 int ret;
411
412 buf[0] = REG2ADDR(reg);
413 memcpy(&buf[1], p, cnt);
414
415 set_page(encoder, reg);
416
417 ret = i2c_master_send(client, buf, cnt + 1);
418 if (ret < 0)
419 dev_err(&client->dev, "Error %d writing to 0x%x\n", ret, reg);
420}
421
e7792ce2
RC		 422static uint8_t
423reg_read(struct drm_encoder *encoder, uint16_t reg)
424{
425 uint8_t val = 0;
426 reg_read_range(encoder, reg, &val, sizeof(val));
427 return val;
428}
429
430static void
431reg_write(struct drm_encoder *encoder, uint16_t reg, uint8_t val)
432{
433 struct i2c_client *client = drm_i2c_encoder_get_client(encoder);
434 uint8_t buf[] = {REG2ADDR(reg), val};
435 int ret;
436
437 set_page(encoder, reg);
438
439 ret = i2c_master_send(client, buf, ARRAY_SIZE(buf));
440 if (ret < 0)
441 dev_err(&client->dev, "Error %d writing to 0x%x\n", ret, reg);
442}
443
444static void
445reg_write16(struct drm_encoder *encoder, uint16_t reg, uint16_t val)
446{
447 struct i2c_client *client = drm_i2c_encoder_get_client(encoder);
448 uint8_t buf[] = {REG2ADDR(reg), val >> 8, val};
449 int ret;
450
451 set_page(encoder, reg);
452
453 ret = i2c_master_send(client, buf, ARRAY_SIZE(buf));
454 if (ret < 0)
455 dev_err(&client->dev, "Error %d writing to 0x%x\n", ret, reg);
456}
457
458static void
459reg_set(struct drm_encoder *encoder, uint16_t reg, uint8_t val)
460{
461 reg_write(encoder, reg, reg_read(encoder, reg) | val);
462}
463
464static void
465reg_clear(struct drm_encoder *encoder, uint16_t reg, uint8_t val)
466{
467 reg_write(encoder, reg, reg_read(encoder, reg) & ~val);
468}
469
470static void
471tda998x_reset(struct drm_encoder *encoder)
472{
473 /* reset audio and i2c master: */
474 reg_set(encoder, REG_SOFTRESET, SOFTRESET_AUDIO | SOFTRESET_I2C_MASTER);
475 msleep(50);
476 reg_clear(encoder, REG_SOFTRESET, SOFTRESET_AUDIO | SOFTRESET_I2C_MASTER);
477 msleep(50);
478
479 /* reset transmitter: */
480 reg_set(encoder, REG_MAIN_CNTRL0, MAIN_CNTRL0_SR);
481 reg_clear(encoder, REG_MAIN_CNTRL0, MAIN_CNTRL0_SR);
482
483 /* PLL registers common configuration */
484 reg_write(encoder, REG_PLL_SERIAL_1, 0x00);
485 reg_write(encoder, REG_PLL_SERIAL_2, PLL_SERIAL_2_SRL_NOSC(1));
486 reg_write(encoder, REG_PLL_SERIAL_3, 0x00);
487 reg_write(encoder, REG_SERIALIZER, 0x00);
488 reg_write(encoder, REG_BUFFER_OUT, 0x00);
489 reg_write(encoder, REG_PLL_SCG1, 0x00);
c4c11dd1 490 reg_write(encoder, REG_AUDIO_DIV, AUDIO_DIV_SERCLK_8);
e7792ce2
RC		 491 reg_write(encoder, REG_SEL_CLK, SEL_CLK_SEL_CLK1 | SEL_CLK_ENA_SC_CLK);
492 reg_write(encoder, REG_PLL_SCGN1, 0xfa);
493 reg_write(encoder, REG_PLL_SCGN2, 0x00);
494 reg_write(encoder, REG_PLL_SCGR1, 0x5b);
495 reg_write(encoder, REG_PLL_SCGR2, 0x00);
496 reg_write(encoder, REG_PLL_SCG2, 0x10);
bcb2481d
RK		 497
498 /* Write the default value MUX register */
499 reg_write(encoder, REG_MUX_VP_VIP_OUT, 0x24);
e7792ce2
RC		 500}
501
c4c11dd1
RK		 502static uint8_t tda998x_cksum(uint8_t *buf, size_t bytes)
503{
504 uint8_t sum = 0;
505
506 while (bytes--)
507 sum += *buf++;
508 return (255 - sum) + 1;
509}
510
511#define HB(x) (x)
512#define PB(x) (HB(2) + 1 + (x))
513
514static void
515tda998x_write_if(struct drm_encoder *encoder, uint8_t bit, uint16_t addr,
516 uint8_t *buf, size_t size)
517{
518 buf[PB(0)] = tda998x_cksum(buf, size);
519
520 reg_clear(encoder, REG_DIP_IF_FLAGS, bit);
521 reg_write_range(encoder, addr, buf, size);
522 reg_set(encoder, REG_DIP_IF_FLAGS, bit);
523}
524
525static void
526tda998x_write_aif(struct drm_encoder *encoder, struct tda998x_encoder_params *p)
527{
528 uint8_t buf[PB(5) + 1];
529
530 buf[HB(0)] = 0x84;
531 buf[HB(1)] = 0x01;
532 buf[HB(2)] = 10;
533 buf[PB(0)] = 0;
534 buf[PB(1)] = p->audio_frame[1] & 0x07; /* CC */
535 buf[PB(2)] = p->audio_frame[2] & 0x1c; /* SF */
536 buf[PB(4)] = p->audio_frame[4];
537 buf[PB(5)] = p->audio_frame[5] & 0xf8; /* DM_INH + LSV */
538
539 tda998x_write_if(encoder, DIP_IF_FLAGS_IF4, REG_IF4_HB0, buf,
540 sizeof(buf));
541}
542
543static void
544tda998x_write_avi(struct drm_encoder *encoder, struct drm_display_mode *mode)
545{
546 uint8_t buf[PB(13) + 1];
547
548 memset(buf, 0, sizeof(buf));
549 buf[HB(0)] = 0x82;
550 buf[HB(1)] = 0x02;
551 buf[HB(2)] = 13;
552 buf[PB(4)] = drm_match_cea_mode(mode);
553
554 tda998x_write_if(encoder, DIP_IF_FLAGS_IF2, REG_IF2_HB0, buf,
555 sizeof(buf));
556}
557
558static void tda998x_audio_mute(struct drm_encoder *encoder, bool on)
559{
560 if (on) {
561 reg_set(encoder, REG_SOFTRESET, SOFTRESET_AUDIO);
562 reg_clear(encoder, REG_SOFTRESET, SOFTRESET_AUDIO);
563 reg_set(encoder, REG_AIP_CNTRL_0, AIP_CNTRL_0_RST_FIFO);
564 } else {
565 reg_clear(encoder, REG_AIP_CNTRL_0, AIP_CNTRL_0_RST_FIFO);
566 }
567}
568
569static void
570tda998x_configure_audio(struct drm_encoder *encoder,
571 struct drm_display_mode *mode, struct tda998x_encoder_params *p)
572{
573 uint8_t buf[6], clksel_aip, clksel_fs, ca_i2s, cts_n, adiv;
574 uint32_t n;
575
576 /* Enable audio ports */
577 reg_write(encoder, REG_ENA_AP, p->audio_cfg);
578 reg_write(encoder, REG_ENA_ACLK, p->audio_clk_cfg);
579
580 /* Set audio input source */
581 switch (p->audio_format) {
582 case AFMT_SPDIF:
583 reg_write(encoder, REG_MUX_AP, 0x40);
584 clksel_aip = AIP_CLKSEL_AIP(0);
585 /* FS64SPDIF */
586 clksel_fs = AIP_CLKSEL_FS(2);
587 cts_n = CTS_N_M(3) | CTS_N_K(3);
588 ca_i2s = 0;
589 break;
590
591 case AFMT_I2S:
592 reg_write(encoder, REG_MUX_AP, 0x64);
593 clksel_aip = AIP_CLKSEL_AIP(1);
594 /* ACLK */
595 clksel_fs = AIP_CLKSEL_FS(0);
596 cts_n = CTS_N_M(3) | CTS_N_K(3);
597 ca_i2s = CA_I2S_CA_I2S(0);
598 break;
3b28802e
DH		 599
600 default:
601 BUG();
602 return;
c4c11dd1
RK		 603 }
604
605 reg_write(encoder, REG_AIP_CLKSEL, clksel_aip);
606 reg_clear(encoder, REG_AIP_CNTRL_0, AIP_CNTRL_0_LAYOUT);
607
608 /* Enable automatic CTS generation */
609 reg_clear(encoder, REG_AIP_CNTRL_0, AIP_CNTRL_0_ACR_MAN);
610 reg_write(encoder, REG_CTS_N, cts_n);
611
612 /*
613 * Audio input somehow depends on HDMI line rate which is
614 * related to pixclk. Testing showed that modes with pixclk
615 * >100MHz need a larger divider while <40MHz need the default.
616 * There is no detailed info in the datasheet, so we just
617 * assume 100MHz requires larger divider.
618 */
619 if (mode->clock > 100000)
620 adiv = AUDIO_DIV_SERCLK_16;
621 else
622 adiv = AUDIO_DIV_SERCLK_8;
623 reg_write(encoder, REG_AUDIO_DIV, adiv);
624
625 /*
626 * This is the approximate value of N, which happens to be
627 * the recommended values for non-coherent clocks.
628 */
629 n = 128 * p->audio_sample_rate / 1000;
630
631 /* Write the CTS and N values */
632 buf[0] = 0x44;
633 buf[1] = 0x42;
634 buf[2] = 0x01;
635 buf[3] = n;
636 buf[4] = n >> 8;
637 buf[5] = n >> 16;
638 reg_write_range(encoder, REG_ACR_CTS_0, buf, 6);
639
640 /* Set CTS clock reference */
641 reg_write(encoder, REG_AIP_CLKSEL, clksel_aip | clksel_fs);
642
643 /* Reset CTS generator */
644 reg_set(encoder, REG_AIP_CNTRL_0, AIP_CNTRL_0_RST_CTS);
645 reg_clear(encoder, REG_AIP_CNTRL_0, AIP_CNTRL_0_RST_CTS);
646
647 /* Write the channel status */
648 buf[0] = 0x04;
649 buf[1] = 0x00;
650 buf[2] = 0x00;
651 buf[3] = 0xf1;
652 reg_write_range(encoder, REG_CH_STAT_B(0), buf, 4);
653
654 tda998x_audio_mute(encoder, true);
655 mdelay(20);
656 tda998x_audio_mute(encoder, false);
657
658 /* Write the audio information packet */
659 tda998x_write_aif(encoder, p);
660}
661
e7792ce2
RC		 662/* DRM encoder functions */
663
664static void
665tda998x_encoder_set_config(struct drm_encoder *encoder, void *params)
666{
c4c11dd1
RK		 667 struct tda998x_priv *priv = to_tda998x_priv(encoder);
668 struct tda998x_encoder_params *p = params;
669
670 priv->vip_cntrl_0 = VIP_CNTRL_0_SWAP_A(p->swap_a) |
671 (p->mirr_a ? VIP_CNTRL_0_MIRR_A : 0) |
672 VIP_CNTRL_0_SWAP_B(p->swap_b) |
673 (p->mirr_b ? VIP_CNTRL_0_MIRR_B : 0);
674 priv->vip_cntrl_1 = VIP_CNTRL_1_SWAP_C(p->swap_c) |
675 (p->mirr_c ? VIP_CNTRL_1_MIRR_C : 0) |
676 VIP_CNTRL_1_SWAP_D(p->swap_d) |
677 (p->mirr_d ? VIP_CNTRL_1_MIRR_D : 0);
678 priv->vip_cntrl_2 = VIP_CNTRL_2_SWAP_E(p->swap_e) |
679 (p->mirr_e ? VIP_CNTRL_2_MIRR_E : 0) |
680 VIP_CNTRL_2_SWAP_F(p->swap_f) |
681 (p->mirr_f ? VIP_CNTRL_2_MIRR_F : 0);
682
683 priv->params = *p;
e7792ce2
RC		 684}
685
686static void
687tda998x_encoder_dpms(struct drm_encoder *encoder, int mode)
688{
689 struct tda998x_priv *priv = to_tda998x_priv(encoder);
690
691 /* we only care about on or off: */
692 if (mode != DRM_MODE_DPMS_ON)
693 mode = DRM_MODE_DPMS_OFF;
694
695 if (mode == priv->dpms)
696 return;
697
698 switch (mode) {
699 case DRM_MODE_DPMS_ON:
c4c11dd1 700 /* enable video ports, audio will be enabled later */
e7792ce2
RC		 701 reg_write(encoder, REG_ENA_VP_0, 0xff);
702 reg_write(encoder, REG_ENA_VP_1, 0xff);
703 reg_write(encoder, REG_ENA_VP_2, 0xff);
704 /* set muxing after enabling ports: */
5e74c22c
RK		 705 reg_write(encoder, REG_VIP_CNTRL_0, priv->vip_cntrl_0);
706 reg_write(encoder, REG_VIP_CNTRL_1, priv->vip_cntrl_1);
707 reg_write(encoder, REG_VIP_CNTRL_2, priv->vip_cntrl_2);
e7792ce2
RC		 708 break;
709 case DRM_MODE_DPMS_OFF:
db6aaf4d 710 /* disable video ports */
e7792ce2
RC		 711 reg_write(encoder, REG_ENA_VP_0, 0x00);
712 reg_write(encoder, REG_ENA_VP_1, 0x00);
713 reg_write(encoder, REG_ENA_VP_2, 0x00);
714 break;
715 }
716
717 priv->dpms = mode;
718}
719
720static void
721tda998x_encoder_save(struct drm_encoder *encoder)
722{
723 DBG("");
724}
725
726static void
727tda998x_encoder_restore(struct drm_encoder *encoder)
728{
729 DBG("");
730}
731
732static bool
733tda998x_encoder_mode_fixup(struct drm_encoder *encoder,
734 const struct drm_display_mode *mode,
735 struct drm_display_mode *adjusted_mode)
736{
737 return true;
738}
739
740static int
741tda998x_encoder_mode_valid(struct drm_encoder *encoder,
742 struct drm_display_mode *mode)
743{
744 return MODE_OK;
745}
746
747static void
748tda998x_encoder_mode_set(struct drm_encoder *encoder,
749 struct drm_display_mode *mode,
750 struct drm_display_mode *adjusted_mode)
751{
752 struct tda998x_priv *priv = to_tda998x_priv(encoder);
088d61d1
SH		 753 uint16_t ref_pix, ref_line, n_pix, n_line;
754 uint16_t hs_pix_s, hs_pix_e;
755 uint16_t vs1_pix_s, vs1_pix_e, vs1_line_s, vs1_line_e;
756 uint16_t vs2_pix_s, vs2_pix_e, vs2_line_s, vs2_line_e;
757 uint16_t vwin1_line_s, vwin1_line_e;
758 uint16_t vwin2_line_s, vwin2_line_e;
759 uint16_t de_pix_s, de_pix_e;
e7792ce2
RC		 760 uint8_t reg, div, rep;
761
088d61d1
SH		 762 /*
763 * Internally TDA998x is using ITU-R BT.656 style sync but
764 * we get VESA style sync. TDA998x is using a reference pixel
765 * relative to ITU to sync to the input frame and for output
766 * sync generation. Currently, we are using reference detection
767 * from HS/VS, i.e. REFPIX/REFLINE denote frame start sync point
768 * which is position of rising VS with coincident rising HS.
769 *
770 * Now there is some issues to take care of:
771 * - HDMI data islands require sync-before-active
772 * - TDA998x register values must be > 0 to be enabled
773 * - REFLINE needs an additional offset of +1
774 * - REFPIX needs an addtional offset of +1 for UYUV and +3 for RGB
775 *
776 * So we add +1 to all horizontal and vertical register values,
777 * plus an additional +3 for REFPIX as we are using RGB input only.
e7792ce2 778 */
088d61d1
SH		 779 n_pix = mode->htotal;
780 n_line = mode->vtotal;
781
782 hs_pix_e = mode->hsync_end - mode->hdisplay;
783 hs_pix_s = mode->hsync_start - mode->hdisplay;
784 de_pix_e = mode->htotal;
785 de_pix_s = mode->htotal - mode->hdisplay;
786 ref_pix = 3 + hs_pix_s;
787
179f1aa4
SH		 788 /*
789 * Attached LCD controllers may generate broken sync. Allow
790 * those to adjust the position of the rising VS edge by adding
791 * HSKEW to ref_pix.
792 */
793 if (adjusted_mode->flags & DRM_MODE_FLAG_HSKEW)
794 ref_pix += adjusted_mode->hskew;
795
088d61d1
SH		 796 if ((mode->flags & DRM_MODE_FLAG_INTERLACE) == 0) {
797 ref_line = 1 + mode->vsync_start - mode->vdisplay;
798 vwin1_line_s = mode->vtotal - mode->vdisplay - 1;
799 vwin1_line_e = vwin1_line_s + mode->vdisplay;
800 vs1_pix_s = vs1_pix_e = hs_pix_s;
801 vs1_line_s = mode->vsync_start - mode->vdisplay;
802 vs1_line_e = vs1_line_s +
803 mode->vsync_end - mode->vsync_start;
804 vwin2_line_s = vwin2_line_e = 0;
805 vs2_pix_s = vs2_pix_e = 0;
806 vs2_line_s = vs2_line_e = 0;
807 } else {
808 ref_line = 1 + (mode->vsync_start - mode->vdisplay)/2;
809 vwin1_line_s = (mode->vtotal - mode->vdisplay)/2;
810 vwin1_line_e = vwin1_line_s + mode->vdisplay/2;
811 vs1_pix_s = vs1_pix_e = hs_pix_s;
812 vs1_line_s = (mode->vsync_start - mode->vdisplay)/2;
813 vs1_line_e = vs1_line_s +
814 (mode->vsync_end - mode->vsync_start)/2;
815 vwin2_line_s = vwin1_line_s + mode->vtotal/2;
816 vwin2_line_e = vwin2_line_s + mode->vdisplay/2;
817 vs2_pix_s = vs2_pix_e = hs_pix_s + mode->htotal/2;
818 vs2_line_s = vs1_line_s + mode->vtotal/2 ;
819 vs2_line_e = vs2_line_s +
820 (mode->vsync_end - mode->vsync_start)/2;
821 }
e7792ce2
RC		 822
823 div = 148500 / mode->clock;
824
e7792ce2
RC		 825 /* mute the audio FIFO: */
826 reg_set(encoder, REG_AIP_CNTRL_0, AIP_CNTRL_0_RST_FIFO);
827
828 /* set HDMI HDCP mode off: */
829 reg_set(encoder, REG_TBG_CNTRL_1, TBG_CNTRL_1_DWIN_DIS);
830 reg_clear(encoder, REG_TX33, TX33_HDMI);
831
832 reg_write(encoder, REG_ENC_CNTRL, ENC_CNTRL_CTL_CODE(0));
833 /* no pre-filter or interpolator: */
834 reg_write(encoder, REG_HVF_CNTRL_0, HVF_CNTRL_0_PREFIL(0) |
835 HVF_CNTRL_0_INTPOL(0));
836 reg_write(encoder, REG_VIP_CNTRL_5, VIP_CNTRL_5_SP_CNT(0));
837 reg_write(encoder, REG_VIP_CNTRL_4, VIP_CNTRL_4_BLANKIT(0) |
838 VIP_CNTRL_4_BLC(0));
839 reg_clear(encoder, REG_PLL_SERIAL_3, PLL_SERIAL_3_SRL_CCIR);
840
841 reg_clear(encoder, REG_PLL_SERIAL_1, PLL_SERIAL_1_SRL_MAN_IZ);
842 reg_clear(encoder, REG_PLL_SERIAL_3, PLL_SERIAL_3_SRL_DE);
843 reg_write(encoder, REG_SERIALIZER, 0);
844 reg_write(encoder, REG_HVF_CNTRL_1, HVF_CNTRL_1_VQR(0));
845
846 /* TODO enable pixel repeat for pixel rates less than 25Msamp/s */
847 rep = 0;
848 reg_write(encoder, REG_RPT_CNTRL, 0);
849 reg_write(encoder, REG_SEL_CLK, SEL_CLK_SEL_VRF_CLK(0) |
850 SEL_CLK_SEL_CLK1 | SEL_CLK_ENA_SC_CLK);
851
852 reg_write(encoder, REG_PLL_SERIAL_2, PLL_SERIAL_2_SRL_NOSC(div) |
853 PLL_SERIAL_2_SRL_PR(rep));
854
e7792ce2
RC		 855 /* set color matrix bypass flag: */
856 reg_set(encoder, REG_MAT_CONTRL, MAT_CONTRL_MAT_BP);
857
858 /* set BIAS tmds value: */
859 reg_write(encoder, REG_ANA_GENERAL, 0x09);
860
861 reg_clear(encoder, REG_TBG_CNTRL_0, TBG_CNTRL_0_SYNC_MTHD);
862
088d61d1
SH		 863 /*
864 * Sync on rising HSYNC/VSYNC
865 */
e7792ce2
RC		 866 reg_write(encoder, REG_VIP_CNTRL_3, 0);
867 reg_set(encoder, REG_VIP_CNTRL_3, VIP_CNTRL_3_SYNC_HS);
088d61d1
SH		 868
869 /*
870 * TDA19988 requires high-active sync at input stage,
871 * so invert low-active sync provided by master encoder here
872 */
873 if (mode->flags & DRM_MODE_FLAG_NHSYNC)
874 reg_set(encoder, REG_VIP_CNTRL_3, VIP_CNTRL_3_H_TGL);
e7792ce2
RC		 875 if (mode->flags & DRM_MODE_FLAG_NVSYNC)
876 reg_set(encoder, REG_VIP_CNTRL_3, VIP_CNTRL_3_V_TGL);
877
088d61d1
SH		 878 /*
879 * Always generate sync polarity relative to input sync and
880 * revert input stage toggled sync at output stage
881 */
882 reg = TBG_CNTRL_1_TGL_EN;
e7792ce2 883 if (mode->flags & DRM_MODE_FLAG_NHSYNC)
088d61d1
SH		 884 reg |= TBG_CNTRL_1_H_TGL;
885 if (mode->flags & DRM_MODE_FLAG_NVSYNC)
886 reg |= TBG_CNTRL_1_V_TGL;
887 reg_write(encoder, REG_TBG_CNTRL_1, reg);
e7792ce2
RC		 888
889 reg_write(encoder, REG_VIDFORMAT, 0x00);
088d61d1
SH		 890 reg_write16(encoder, REG_REFPIX_MSB, ref_pix);
891 reg_write16(encoder, REG_REFLINE_MSB, ref_line);
892 reg_write16(encoder, REG_NPIX_MSB, n_pix);
893 reg_write16(encoder, REG_NLINE_MSB, n_line);
894 reg_write16(encoder, REG_VS_LINE_STRT_1_MSB, vs1_line_s);
895 reg_write16(encoder, REG_VS_PIX_STRT_1_MSB, vs1_pix_s);
896 reg_write16(encoder, REG_VS_LINE_END_1_MSB, vs1_line_e);
897 reg_write16(encoder, REG_VS_PIX_END_1_MSB, vs1_pix_e);
898 reg_write16(encoder, REG_VS_LINE_STRT_2_MSB, vs2_line_s);
899 reg_write16(encoder, REG_VS_PIX_STRT_2_MSB, vs2_pix_s);
900 reg_write16(encoder, REG_VS_LINE_END_2_MSB, vs2_line_e);
901 reg_write16(encoder, REG_VS_PIX_END_2_MSB, vs2_pix_e);
902 reg_write16(encoder, REG_HS_PIX_START_MSB, hs_pix_s);
903 reg_write16(encoder, REG_HS_PIX_STOP_MSB, hs_pix_e);
904 reg_write16(encoder, REG_VWIN_START_1_MSB, vwin1_line_s);
905 reg_write16(encoder, REG_VWIN_END_1_MSB, vwin1_line_e);
906 reg_write16(encoder, REG_VWIN_START_2_MSB, vwin2_line_s);
907 reg_write16(encoder, REG_VWIN_END_2_MSB, vwin2_line_e);
908 reg_write16(encoder, REG_DE_START_MSB, de_pix_s);
909 reg_write16(encoder, REG_DE_STOP_MSB, de_pix_e);
e7792ce2
RC		 910
911 if (priv->rev == TDA19988) {
912 /* let incoming pixels fill the active space (if any) */
913 reg_write(encoder, REG_ENABLE_SPACE, 0x01);
914 }
915
e7792ce2
RC		 916 /* must be last register set: */
917 reg_clear(encoder, REG_TBG_CNTRL_0, TBG_CNTRL_0_SYNC_ONCE);
c4c11dd1
RK		 918
919 /* Only setup the info frames if the sink is HDMI */
920 if (priv->is_hdmi_sink) {
921 /* We need to turn HDMI HDCP stuff on to get audio through */
922 reg_clear(encoder, REG_TBG_CNTRL_1, TBG_CNTRL_1_DWIN_DIS);
923 reg_write(encoder, REG_ENC_CNTRL, ENC_CNTRL_CTL_CODE(1));
924 reg_set(encoder, REG_TX33, TX33_HDMI);
925
926 tda998x_write_avi(encoder, adjusted_mode);
927
928 if (priv->params.audio_cfg)
929 tda998x_configure_audio(encoder, adjusted_mode,
930 &priv->params);
931 }
e7792ce2
RC		 932}
933
934static enum drm_connector_status
935tda998x_encoder_detect(struct drm_encoder *encoder,
936 struct drm_connector *connector)
937{
938 uint8_t val = cec_read(encoder, REG_CEC_RXSHPDLEV);
939 return (val & CEC_RXSHPDLEV_HPD) ? connector_status_connected :
940 connector_status_disconnected;
941}
942
943static int
944read_edid_block(struct drm_encoder *encoder, uint8_t *buf, int blk)
945{
946 uint8_t offset, segptr;
947 int ret, i;
948
949 /* enable EDID read irq: */
950 reg_set(encoder, REG_INT_FLAGS_2, INT_FLAGS_2_EDID_BLK_RD);
951
952 offset = (blk & 1) ? 128 : 0;
953 segptr = blk / 2;
954
955 reg_write(encoder, REG_DDC_ADDR, 0xa0);
956 reg_write(encoder, REG_DDC_OFFS, offset);
957 reg_write(encoder, REG_DDC_SEGM_ADDR, 0x60);
958 reg_write(encoder, REG_DDC_SEGM, segptr);
959
960 /* enable reading EDID: */
961 reg_write(encoder, REG_EDID_CTRL, 0x1);
962
963 /* flag must be cleared by sw: */
964 reg_write(encoder, REG_EDID_CTRL, 0x0);
965
966 /* wait for block read to complete: */
967 for (i = 100; i > 0; i--) {
968 uint8_t val = reg_read(encoder, REG_INT_FLAGS_2);
969 if (val & INT_FLAGS_2_EDID_BLK_RD)
970 break;
971 msleep(1);
972 }
973
974 if (i == 0)
975 return -ETIMEDOUT;
976
977 ret = reg_read_range(encoder, REG_EDID_DATA_0, buf, EDID_LENGTH);
978 if (ret != EDID_LENGTH) {
979 dev_err(encoder->dev->dev, "failed to read edid block %d: %d",
980 blk, ret);
981 return ret;
982 }
983
984 reg_clear(encoder, REG_INT_FLAGS_2, INT_FLAGS_2_EDID_BLK_RD);
985
986 return 0;
987}
988
989static uint8_t *
990do_get_edid(struct drm_encoder *encoder)
991{
063b472f 992 struct tda998x_priv *priv = to_tda998x_priv(encoder);
e7792ce2
RC		 993 int j = 0, valid_extensions = 0;
994 uint8_t *block, *new;
995 bool print_bad_edid = drm_debug & DRM_UT_KMS;
996
997 if ((block = kmalloc(EDID_LENGTH, GFP_KERNEL)) == NULL)
998 return NULL;
999
063b472f
RK		 1000 if (priv->rev == TDA19988)
1001 reg_clear(encoder, REG_TX4, TX4_PD_RAM);
1002
e7792ce2
RC		 1003 /* base block fetch */
1004 if (read_edid_block(encoder, block, 0))
1005 goto fail;
1006
1007 if (!drm_edid_block_valid(block, 0, print_bad_edid))
1008 goto fail;
1009
1010 /* if there's no extensions, we're done */
1011 if (block[0x7e] == 0)
063b472f 1012 goto done;
e7792ce2
RC		 1013
1014 new = krealloc(block, (block[0x7e] + 1) * EDID_LENGTH, GFP_KERNEL);
1015 if (!new)
1016 goto fail;
1017 block = new;
1018
1019 for (j = 1; j <= block[0x7e]; j++) {
1020 uint8_t *ext_block = block + (valid_extensions + 1) * EDID_LENGTH;
1021 if (read_edid_block(encoder, ext_block, j))
1022 goto fail;
1023
1024 if (!drm_edid_block_valid(ext_block, j, print_bad_edid))
1025 goto fail;
1026
1027 valid_extensions++;
1028 }
1029
1030 if (valid_extensions != block[0x7e]) {
1031 block[EDID_LENGTH-1] += block[0x7e] - valid_extensions;
1032 block[0x7e] = valid_extensions;
1033 new = krealloc(block, (valid_extensions + 1) * EDID_LENGTH, GFP_KERNEL);
1034 if (!new)
1035 goto fail;
1036 block = new;
1037 }
1038
063b472f
RK		 1039done:
1040 if (priv->rev == TDA19988)
1041 reg_set(encoder, REG_TX4, TX4_PD_RAM);
1042
e7792ce2
RC		 1043 return block;
1044
1045fail:
063b472f
RK		 1046 if (priv->rev == TDA19988)
1047 reg_set(encoder, REG_TX4, TX4_PD_RAM);
e7792ce2
RC		 1048 dev_warn(encoder->dev->dev, "failed to read EDID\n");
1049 kfree(block);
1050 return NULL;
1051}
1052
1053static int
1054tda998x_encoder_get_modes(struct drm_encoder *encoder,
1055 struct drm_connector *connector)
1056{
c4c11dd1 1057 struct tda998x_priv *priv = to_tda998x_priv(encoder);
e7792ce2
RC		 1058 struct edid *edid = (struct edid *)do_get_edid(encoder);
1059 int n = 0;
1060
1061 if (edid) {
1062 drm_mode_connector_update_edid_property(connector, edid);
1063 n = drm_add_edid_modes(connector, edid);
c4c11dd1 1064 priv->is_hdmi_sink = drm_detect_hdmi_monitor(edid);
e7792ce2
RC		 1065 kfree(edid);
1066 }
1067
1068 return n;
1069}
1070
1071static int
1072tda998x_encoder_create_resources(struct drm_encoder *encoder,
1073 struct drm_connector *connector)
1074{
1075 DBG("");
1076 return 0;
1077}
1078
1079static int
1080tda998x_encoder_set_property(struct drm_encoder *encoder,
1081 struct drm_connector *connector,
1082 struct drm_property *property,
1083 uint64_t val)
1084{
1085 DBG("");
1086 return 0;
1087}
1088
1089static void
1090tda998x_encoder_destroy(struct drm_encoder *encoder)
1091{
1092 struct tda998x_priv *priv = to_tda998x_priv(encoder);
1093 drm_i2c_encoder_destroy(encoder);
1094 kfree(priv);
1095}
1096
1097static struct drm_encoder_slave_funcs tda998x_encoder_funcs = {
1098 .set_config = tda998x_encoder_set_config,
1099 .destroy = tda998x_encoder_destroy,
1100 .dpms = tda998x_encoder_dpms,
1101 .save = tda998x_encoder_save,
1102 .restore = tda998x_encoder_restore,
1103 .mode_fixup = tda998x_encoder_mode_fixup,
1104 .mode_valid = tda998x_encoder_mode_valid,
1105 .mode_set = tda998x_encoder_mode_set,
1106 .detect = tda998x_encoder_detect,
1107 .get_modes = tda998x_encoder_get_modes,
1108 .create_resources = tda998x_encoder_create_resources,
1109 .set_property = tda998x_encoder_set_property,
1110};
1111
1112/* I2C driver functions */
1113
1114static int
1115tda998x_probe(struct i2c_client *client, const struct i2c_device_id *id)
1116{
1117 return 0;
1118}
1119
1120static int
1121tda998x_remove(struct i2c_client *client)
1122{
1123 return 0;
1124}
1125
1126static int
1127tda998x_encoder_init(struct i2c_client *client,
1128 struct drm_device *dev,
1129 struct drm_encoder_slave *encoder_slave)
1130{
1131 struct drm_encoder *encoder = &encoder_slave->base;
1132 struct tda998x_priv *priv;
1133
1134 priv = kzalloc(sizeof(*priv), GFP_KERNEL);
1135 if (!priv)
1136 return -ENOMEM;
1137
5e74c22c
RK		 1138 priv->vip_cntrl_0 = VIP_CNTRL_0_SWAP_A(2) | VIP_CNTRL_0_SWAP_B(3);
1139 priv->vip_cntrl_1 = VIP_CNTRL_1_SWAP_C(0) | VIP_CNTRL_1_SWAP_D(1);
1140 priv->vip_cntrl_2 = VIP_CNTRL_2_SWAP_E(4) | VIP_CNTRL_2_SWAP_F(5);
1141
e7792ce2
RC		 1142 priv->current_page = 0;
1143 priv->cec = i2c_new_dummy(client->adapter, 0x34);
1144 priv->dpms = DRM_MODE_DPMS_OFF;
1145
1146 encoder_slave->slave_priv = priv;
1147 encoder_slave->slave_funcs = &tda998x_encoder_funcs;
1148
1149 /* wake up the device: */
1150 cec_write(encoder, REG_CEC_ENAMODS,
1151 CEC_ENAMODS_EN_RXSENS | CEC_ENAMODS_EN_HDMI);
1152
1153 tda998x_reset(encoder);
1154
1155 /* read version: */
1156 priv->rev = reg_read(encoder, REG_VERSION_LSB) |
1157 reg_read(encoder, REG_VERSION_MSB) << 8;
1158
1159 /* mask off feature bits: */
1160 priv->rev &= ~0x30; /* not-hdcp and not-scalar bit */
1161
1162 switch (priv->rev) {
1163 case TDA9989N2: dev_info(dev->dev, "found TDA9989 n2"); break;
1164 case TDA19989: dev_info(dev->dev, "found TDA19989"); break;
1165 case TDA19989N2: dev_info(dev->dev, "found TDA19989 n2"); break;
1166 case TDA19988: dev_info(dev->dev, "found TDA19988"); break;
1167 default:
1168 DBG("found unsupported device: %04x", priv->rev);
1169 goto fail;
1170 }
1171
1172 /* after reset, enable DDC: */
1173 reg_write(encoder, REG_DDC_DISABLE, 0x00);
1174
1175 /* set clock on DDC channel: */
1176 reg_write(encoder, REG_TX3, 39);
1177
1178 /* if necessary, disable multi-master: */
1179 if (priv->rev == TDA19989)
1180 reg_set(encoder, REG_I2C_MASTER, I2C_MASTER_DIS_MM);
1181
1182 cec_write(encoder, REG_CEC_FRO_IM_CLK_CTRL,
1183 CEC_FRO_IM_CLK_CTRL_GHOST_DIS | CEC_FRO_IM_CLK_CTRL_IMCLK_SEL);
1184
1185 return 0;
1186
1187fail:
1188 /* if encoder_init fails, the encoder slave is never registered,
1189 * so cleanup here:
1190 */
1191 if (priv->cec)
1192 i2c_unregister_device(priv->cec);
1193 kfree(priv);
1194 encoder_slave->slave_priv = NULL;
1195 encoder_slave->slave_funcs = NULL;
1196 return -ENXIO;
1197}
1198
1199static struct i2c_device_id tda998x_ids[] = {
1200 { "tda998x", 0 },
1201 { }
1202};
1203MODULE_DEVICE_TABLE(i2c, tda998x_ids);
1204
1205static struct drm_i2c_encoder_driver tda998x_driver = {
1206 .i2c_driver = {
1207 .probe = tda998x_probe,
1208 .remove = tda998x_remove,
1209 .driver = {
1210 .name = "tda998x",
1211 },
1212 .id_table = tda998x_ids,
1213 },
1214 .encoder_init = tda998x_encoder_init,
1215};
1216
1217/* Module initialization */
1218
1219static int __init
1220tda998x_init(void)
1221{
1222 DBG("");
1223 return drm_i2c_encoder_register(THIS_MODULE, &tda998x_driver);
1224}
1225
1226static void __exit
1227tda998x_exit(void)
1228{
1229 DBG("");
1230 drm_i2c_encoder_unregister(&tda998x_driver);
1231}
1232
1233MODULE_AUTHOR("Rob Clark <robdclark@gmail.com");
1234MODULE_DESCRIPTION("NXP Semiconductors TDA998X HDMI Encoder");
1235MODULE_LICENSE("GPL");
1236
1237module_init(tda998x_init);
1238module_exit(tda998x_exit);
Linux 6.x block layer and io_uring tree(s)