spi: davici - make davinci select edma
[linux-2.6-block.git] / drivers / dma / Kconfig
CommitLineData
c13c8260
CL
1#
2# DMA engine configuration
3#
4
2ed6dc34 5menuconfig DMADEVICES
6d4f5879 6 bool "DMA Engine support"
04ce9ab3 7 depends on HAS_DMA
2ed6dc34 8 help
6d4f5879
HS
9 DMA engines can do asynchronous data transfers without
10 involving the host CPU. Currently, this framework can be
11 used to offload memory copies in the network stack and
9c402f4e
DW
12 RAID operations in the MD driver. This menu only presents
13 DMA Device drivers supported by the configured arch, it may
14 be empty in some cases.
2ed6dc34 15
6c664a89
LW
16config DMADEVICES_DEBUG
17 bool "DMA Engine debugging"
18 depends on DMADEVICES != n
19 help
20 This is an option for use by developers; most people should
21 say N here. This enables DMA engine core and driver debugging.
22
23config DMADEVICES_VDEBUG
24 bool "DMA Engine verbose debugging"
25 depends on DMADEVICES_DEBUG != n
26 help
27 This is an option for use by developers; most people should
28 say N here. This enables deeper (more verbose) debugging of
29 the DMA engine core and drivers.
30
31
2ed6dc34
SN
32if DMADEVICES
33
34comment "DMA Devices"
35
b3c567e4
VK
36config INTEL_MID_DMAC
37 tristate "Intel MID DMA support for Peripheral DMA controllers"
38 depends on PCI && X86
39 select DMA_ENGINE
40 default n
41 help
42 Enable support for the Intel(R) MID DMA engine present
43 in Intel MID chipsets.
44
45 Say Y here if you have such a chipset.
46
47 If unsure, say N.
48
5fc6d897 49config ASYNC_TX_ENABLE_CHANNEL_SWITCH
138f4c35
DW
50 bool
51
e8689e63
LW
52config AMBA_PL08X
53 bool "ARM PrimeCell PL080 or PL081 support"
54 depends on ARM_AMBA && EXPERIMENTAL
55 select DMA_ENGINE
083be28a 56 select DMA_VIRTUAL_CHANNELS
e8689e63
LW
57 help
58 Platform has a PL08x DMAC device
59 which can provide DMA engine support
60
2ed6dc34
SN
61config INTEL_IOATDMA
62 tristate "Intel I/OAT DMA support"
63 depends on PCI && X86
64 select DMA_ENGINE
65 select DCA
7b3cc2b1
DW
66 select ASYNC_TX_DISABLE_PQ_VAL_DMA
67 select ASYNC_TX_DISABLE_XOR_VAL_DMA
2ed6dc34
SN
68 help
69 Enable support for the Intel(R) I/OAT DMA engine present
70 in recent Intel Xeon chipsets.
71
72 Say Y here if you have such a chipset.
73
74 If unsure, say N.
75
76config INTEL_IOP_ADMA
77 tristate "Intel IOP ADMA support"
78 depends on ARCH_IOP32X || ARCH_IOP33X || ARCH_IOP13XX
2ed6dc34 79 select DMA_ENGINE
5fc6d897 80 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
2ed6dc34
SN
81 help
82 Enable support for the Intel(R) IOP Series RAID engines.
c13c8260 83
3bfb1d20
HS
84config DW_DMAC
85 tristate "Synopsys DesignWare AHB DMA support"
f44ad7e9 86 depends on HAVE_CLK
3bfb1d20
HS
87 select DMA_ENGINE
88 default y if CPU_AT32AP7000
89 help
90 Support the Synopsys DesignWare AHB DMA controller. This
91 can be integrated in chips such as the Atmel AT32ap7000.
92
dc78baa2
NF
93config AT_HDMAC
94 tristate "Atmel AHB DMA support"
f898fed0 95 depends on ARCH_AT91
dc78baa2
NF
96 select DMA_ENGINE
97 help
f898fed0 98 Support the Atmel AHB DMA controller.
dc78baa2 99
173acc7c 100config FSL_DMA
77cd62e8
TT
101 tristate "Freescale Elo and Elo Plus DMA support"
102 depends on FSL_SOC
173acc7c 103 select DMA_ENGINE
5fc6d897 104 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
173acc7c 105 ---help---
77cd62e8
TT
106 Enable support for the Freescale Elo and Elo Plus DMA controllers.
107 The Elo is the DMA controller on some 82xx and 83xx parts, and the
108 Elo Plus is the DMA controller on 85xx and 86xx parts.
173acc7c 109
0fb6f739
PZ
110config MPC512X_DMA
111 tristate "Freescale MPC512x built-in DMA engine support"
ba2eea25 112 depends on PPC_MPC512x || PPC_MPC831x
0fb6f739
PZ
113 select DMA_ENGINE
114 ---help---
115 Enable support for the Freescale MPC512x built-in DMA engine.
116
ff7b0479
SB
117config MV_XOR
118 bool "Marvell XOR engine support"
119 depends on PLAT_ORION
ff7b0479 120 select DMA_ENGINE
5fc6d897 121 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
ff7b0479
SB
122 ---help---
123 Enable support for the Marvell XOR engine.
124
5296b56d
GL
125config MX3_IPU
126 bool "MX3x Image Processing Unit support"
8e2d41f8 127 depends on ARCH_MXC
5296b56d
GL
128 select DMA_ENGINE
129 default y
130 help
131 If you plan to use the Image Processing unit in the i.MX3x, say
132 Y here. If unsure, select Y.
133
134config MX3_IPU_IRQS
135 int "Number of dynamically mapped interrupts for IPU"
136 depends on MX3_IPU
137 range 2 137
138 default 4
139 help
140 Out of 137 interrupt sources on i.MX31 IPU only very few are used.
141 To avoid bloating the irq_desc[] array we allocate a sufficient
142 number of IRQ slots and map them dynamically to specific sources.
143
ea76f0b3
AN
144config TXX9_DMAC
145 tristate "Toshiba TXx9 SoC DMA support"
146 depends on MACH_TX49XX || MACH_TX39XX
147 select DMA_ENGINE
148 help
149 Support the TXx9 SoC internal DMA controller. This can be
150 integrated in chips such as the Toshiba TX4927/38/39.
151
ec8a1586
LD
152config TEGRA20_APB_DMA
153 bool "NVIDIA Tegra20 APB DMA support"
154 depends on ARCH_TEGRA
155 select DMA_ENGINE
156 help
157 Support for the NVIDIA Tegra20 APB DMA controller driver. The
158 DMA controller is having multiple DMA channel which can be
159 configured for different peripherals like audio, UART, SPI,
160 I2C etc which is in APB bus.
161 This DMA controller transfers data from memory to peripheral fifo
162 or vice versa. It does not support memory to memory data transfer.
163
164
165
d8902adc
NI
166config SH_DMAE
167 tristate "Renesas SuperH DMAC support"
927a7c9c 168 depends on (SUPERH && SH_DMA) || (ARM && ARCH_SHMOBILE)
d8902adc
NI
169 depends on !SH_DMA_API
170 select DMA_ENGINE
171 help
172 Enable support for the Renesas SuperH DMA controllers.
173
61f135b9
LW
174config COH901318
175 bool "ST-Ericsson COH901318 DMA support"
176 select DMA_ENGINE
177 depends on ARCH_U300
178 help
179 Enable support for ST-Ericsson COH 901 318 DMA.
180
8d318a50
LW
181config STE_DMA40
182 bool "ST-Ericsson DMA40 support"
183 depends on ARCH_U8500
184 select DMA_ENGINE
185 help
186 Support for ST-Ericsson DMA40 controller
187
12458ea0
AG
188config AMCC_PPC440SPE_ADMA
189 tristate "AMCC PPC440SPe ADMA support"
190 depends on 440SPe || 440SP
191 select DMA_ENGINE
192 select ARCH_HAS_ASYNC_TX_FIND_CHANNEL
5fc6d897 193 select ASYNC_TX_ENABLE_CHANNEL_SWITCH
12458ea0
AG
194 help
195 Enable support for the AMCC PPC440SPe RAID engines.
196
de5d4453
RR
197config TIMB_DMA
198 tristate "Timberdale FPGA DMA support"
199 depends on MFD_TIMBERDALE || HAS_IOMEM
200 select DMA_ENGINE
201 help
202 Enable support for the Timberdale FPGA DMA engine.
203
ca21a146
RY
204config SIRF_DMA
205 tristate "CSR SiRFprimaII DMA support"
206 depends on ARCH_PRIMA2
207 select DMA_ENGINE
208 help
209 Enable support for the CSR SiRFprimaII DMA engine.
210
c2dde5f8
MP
211config TI_EDMA
212 tristate "TI EDMA support"
213 depends on ARCH_DAVINCI
214 select DMA_ENGINE
215 select DMA_VIRTUAL_CHANNELS
216 default n
217 help
218 Enable support for the TI EDMA controller. This DMA
219 engine is found on TI DaVinci and AM33xx parts.
220
12458ea0
AG
221config ARCH_HAS_ASYNC_TX_FIND_CHANNEL
222 bool
223
b3040e40
JB
224config PL330_DMA
225 tristate "DMA API Driver for PL330"
226 select DMA_ENGINE
1b9bb715 227 depends on ARM_AMBA
b3040e40
JB
228 help
229 Select if your platform has one or more PL330 DMACs.
230 You need to provide platform specific settings via
231 platform_data for a dma-pl330 device.
232
0c42bd0e 233config PCH_DMA
ca7fe2db 234 tristate "Intel EG20T PCH / LAPIS Semicon IOH(ML7213/ML7223/ML7831) DMA"
0c42bd0e
YW
235 depends on PCI && X86
236 select DMA_ENGINE
237 help
2cdf2455
TM
238 Enable support for Intel EG20T PCH DMA engine.
239
e79e72be 240 This driver also can be used for LAPIS Semiconductor IOH(Input/
ca7fe2db
TM
241 Output Hub), ML7213, ML7223 and ML7831.
242 ML7213 IOH is for IVI(In-Vehicle Infotainment) use, ML7223 IOH is
243 for MP(Media Phone) use and ML7831 IOH is for general purpose use.
244 ML7213/ML7223/ML7831 is companion chip for Intel Atom E6xx series.
245 ML7213/ML7223/ML7831 is completely compatible for Intel EG20T PCH.
0c42bd0e 246
1ec1e82f
SH
247config IMX_SDMA
248 tristate "i.MX SDMA support"
8e2d41f8 249 depends on ARCH_MXC
1ec1e82f
SH
250 select DMA_ENGINE
251 help
252 Support the i.MX SDMA engine. This engine is integrated into
8e2d41f8 253 Freescale i.MX25/31/35/51/53 chips.
1ec1e82f 254
1f1846c6
SH
255config IMX_DMA
256 tristate "i.MX DMA support"
5b2e02e4 257 depends on ARCH_MXC
1f1846c6
SH
258 select DMA_ENGINE
259 help
260 Support the i.MX DMA engine. This engine is integrated into
261 Freescale i.MX1/21/27 chips.
262
a580b8c5
SG
263config MXS_DMA
264 bool "MXS DMA support"
f5c55847 265 depends on SOC_IMX23 || SOC_IMX28 || SOC_IMX6Q
f5b7efcc 266 select STMP_DEVICE
a580b8c5
SG
267 select DMA_ENGINE
268 help
269 Support the MXS DMA engine. This engine including APBH-DMA
270 and APBX-DMA is integrated into Freescale i.MX23/28 chips.
271
760ee1c4
MW
272config EP93XX_DMA
273 bool "Cirrus Logic EP93xx DMA support"
274 depends on ARCH_EP93XX
275 select DMA_ENGINE
276 help
277 Enable support for the Cirrus Logic EP93xx M2P/M2M DMA controller.
278
6365bead
RK
279config DMA_SA11X0
280 tristate "SA-11x0 DMA support"
281 depends on ARCH_SA1100
282 select DMA_ENGINE
50437bff 283 select DMA_VIRTUAL_CHANNELS
6365bead
RK
284 help
285 Support the DMA engine found on Intel StrongARM SA-1100 and
286 SA-1110 SoCs. This DMA engine can only be used with on-chip
287 devices.
288
c6da0ba8
ZG
289config MMP_TDMA
290 bool "MMP Two-Channel DMA support"
49d57b5e 291 depends on ARCH_MMP
c6da0ba8
ZG
292 select DMA_ENGINE
293 help
294 Support the MMP Two-Channel DMA engine.
295 This engine used for MMP Audio DMA and pxa910 SQU.
296
297 Say Y here if you enabled MMP ADMA, otherwise say N.
298
7bedaa55
RK
299config DMA_OMAP
300 tristate "OMAP DMA support"
301 depends on ARCH_OMAP
302 select DMA_ENGINE
303 select DMA_VIRTUAL_CHANNELS
304
c13c8260 305config DMA_ENGINE
2ed6dc34 306 bool
c13c8260 307
50437bff
RK
308config DMA_VIRTUAL_CHANNELS
309 tristate
310
db217334 311comment "DMA Clients"
2ed6dc34 312 depends on DMA_ENGINE
db217334
CL
313
314config NET_DMA
315 bool "Network: TCP receive copy offload"
316 depends on DMA_ENGINE && NET
9c402f4e 317 default (INTEL_IOATDMA || FSL_DMA)
2ed6dc34 318 help
db217334
CL
319 This enables the use of DMA engines in the network stack to
320 offload receive copy-to-user operations, freeing CPU cycles.
9c402f4e
DW
321
322 Say Y here if you enabled INTEL_IOATDMA or FSL_DMA, otherwise
323 say N.
db217334 324
729b5d1b
DW
325config ASYNC_TX_DMA
326 bool "Async_tx: Offload support for the async_tx api"
9a8de639 327 depends on DMA_ENGINE
729b5d1b
DW
328 help
329 This allows the async_tx api to take advantage of offload engines for
330 memcpy, memset, xor, and raid6 p+q operations. If your platform has
331 a dma engine that can perform raid operations and you have enabled
332 MD_RAID456 say Y.
333
334 If unsure, say N.
335
4a776f0a
HS
336config DMATEST
337 tristate "DMA Test client"
338 depends on DMA_ENGINE
339 help
340 Simple DMA test client. Say N unless you're debugging a
341 DMA Device driver.
342
2ed6dc34 343endif