[linux-2.6-block.git] / drivers / clk / samsung / clk-s3c2443.c

/*
 * Copyright (c) 2013 Heiko Stuebner <heiko@sntech.de>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Common Clock Framework support for S3C2443 and following SoCs.
 */

#include <linux/clk-provider.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/syscore_ops.h>
#include <linux/reboot.h>

#include <dt-bindings/clock/s3c2443.h>

#include "clk.h"
#include "clk-pll.h"

/* S3C2416 clock controller register offsets */
#define LOCKCON0	0x00
#define LOCKCON1	0x04
#define MPLLCON		0x10
#define EPLLCON		0x18
#define EPLLCON_K	0x1C
#define CLKSRC		0x20
#define CLKDIV0		0x24
#define CLKDIV1		0x28
#define CLKDIV2		0x2C
#define HCLKCON		0x30
#define PCLKCON		0x34
#define SCLKCON		0x38
#define SWRST		0x44

/* the soc types */
enum supported_socs {
	S3C2416,
	S3C2443,
	S3C2450,
};

/* list of PLLs to be registered */
enum s3c2443_plls {
	mpll, epll,
};

static void __iomem *reg_base;

#ifdef CONFIG_PM_SLEEP
static struct samsung_clk_reg_dump *s3c2443_save;

/*
 * list of controller registers to be saved and restored during a
 * suspend/resume cycle.
 */
static unsigned long s3c2443_clk_regs[] __initdata = {
	LOCKCON0,
	LOCKCON1,
	MPLLCON,
	EPLLCON,
	EPLLCON_K,
	CLKSRC,
	CLKDIV0,
	CLKDIV1,
	CLKDIV2,
	PCLKCON,
	HCLKCON,
	SCLKCON,
};

static int s3c2443_clk_suspend(void)
{
	samsung_clk_save(reg_base, s3c2443_save,
				ARRAY_SIZE(s3c2443_clk_regs));

	return 0;
}

static void s3c2443_clk_resume(void)
{
	samsung_clk_restore(reg_base, s3c2443_save,
				ARRAY_SIZE(s3c2443_clk_regs));
}

static struct syscore_ops s3c2443_clk_syscore_ops = {
	.suspend = s3c2443_clk_suspend,
	.resume = s3c2443_clk_resume,
};

static void s3c2443_clk_sleep_init(void)
{
	s3c2443_save = samsung_clk_alloc_reg_dump(s3c2443_clk_regs,
						ARRAY_SIZE(s3c2443_clk_regs));
	if (!s3c2443_save) {
		pr_warn("%s: failed to allocate sleep save data, no sleep support!\n",
			__func__);
		return;
	}

	register_syscore_ops(&s3c2443_clk_syscore_ops);
	return;
}
#else
static void s3c2443_clk_sleep_init(void) {}
#endif

PNAME(epllref_p) = { "mpllref", "mpllref", "xti", "ext" };
PNAME(esysclk_p) = { "epllref", "epll" };
PNAME(mpllref_p) = { "xti", "mdivclk" };
PNAME(msysclk_p) = { "mpllref", "mpll" };
PNAME(armclk_p) = { "armdiv" , "hclk" };
PNAME(i2s0_p) = { "div_i2s0", "ext_i2s", "epllref", "epllref" };

struct samsung_mux_clock s3c2443_common_muxes[] __initdata = {
	MUX(0, "epllref", epllref_p, CLKSRC, 7, 2),
	MUX(ESYSCLK, "esysclk", esysclk_p, CLKSRC, 6, 1),
	MUX(0, "mpllref", mpllref_p, CLKSRC, 3, 1),
	MUX_A(MSYSCLK, "msysclk", msysclk_p, CLKSRC, 4, 1, "msysclk"),
	MUX_A(ARMCLK, "armclk", armclk_p, CLKDIV0, 13, 1, "armclk"),
	MUX(0, "mux_i2s0", i2s0_p, CLKSRC, 14, 2),
};

static struct clk_div_table hclk_d[] = {
	{ .val = 0, .div = 1 },
	{ .val = 1, .div = 2 },
	{ .val = 3, .div = 4 },
	{ /* sentinel */ },
};

static struct clk_div_table mdivclk_d[] = {
	{ .val = 0, .div = 1 },
	{ .val = 1, .div = 3 },
	{ .val = 2, .div = 5 },
	{ .val = 3, .div = 7 },
	{ .val = 4, .div = 9 },
	{ .val = 5, .div = 11 },
	{ .val = 6, .div = 13 },
	{ .val = 7, .div = 15 },
	{ /* sentinel */ },
};

struct samsung_div_clock s3c2443_common_dividers[] __initdata = {
	DIV_T(0, "mdivclk", "xti", CLKDIV0, 6, 3, mdivclk_d),
	DIV(0, "prediv", "msysclk", CLKDIV0, 4, 2),
	DIV_T(HCLK, "hclk", "prediv", CLKDIV0, 0, 2, hclk_d),
	DIV(PCLK, "pclk", "hclk", CLKDIV0, 2, 1),
	DIV(0, "div_hsspi0_epll", "esysclk", CLKDIV1, 24, 2),
	DIV(0, "div_fimd", "esysclk", CLKDIV1, 16, 8),
	DIV(0, "div_i2s0", "esysclk", CLKDIV1, 12, 4),
	DIV(0, "div_uart", "esysclk", CLKDIV1, 8, 4),
	DIV(0, "div_hsmmc1", "esysclk", CLKDIV1, 6, 2),
	DIV(0, "div_usbhost", "esysclk", CLKDIV1, 4, 2),
};

struct samsung_gate_clock s3c2443_common_gates[] __initdata = {
	GATE(SCLK_HSMMC_EXT, "sclk_hsmmcext", "ext", SCLKCON, 13, 0, 0),
	GATE(SCLK_HSMMC1, "sclk_hsmmc1", "div_hsmmc1", SCLKCON, 12, 0, 0),
	GATE(SCLK_FIMD, "sclk_fimd", "div_fimd", SCLKCON, 10, 0, 0),
	GATE(SCLK_I2S0, "sclk_i2s0", "mux_i2s0", SCLKCON, 9, 0, 0),
	GATE(SCLK_UART, "sclk_uart", "div_uart", SCLKCON, 8, 0, 0),
	GATE(SCLK_USBH, "sclk_usbhost", "div_usbhost", SCLKCON, 1, 0, 0),
	GATE(HCLK_DRAM, "dram", "hclk", HCLKCON, 19, CLK_IGNORE_UNUSED, 0),
	GATE(HCLK_SSMC, "ssmc", "hclk", HCLKCON, 18, CLK_IGNORE_UNUSED, 0),
	GATE(HCLK_HSMMC1, "hsmmc1", "hclk", HCLKCON, 16, 0, 0),
	GATE(HCLK_USBD, "usb-device", "hclk", HCLKCON, 12, 0, 0),
	GATE(HCLK_USBH, "usb-host", "hclk", HCLKCON, 11, 0, 0),
	GATE(HCLK_LCD, "lcd", "hclk", HCLKCON, 9, 0, 0),
	GATE(HCLK_DMA5, "dma5", "hclk", HCLKCON, 5, CLK_IGNORE_UNUSED, 0),
	GATE(HCLK_DMA4, "dma4", "hclk", HCLKCON, 4, CLK_IGNORE_UNUSED, 0),
	GATE(HCLK_DMA3, "dma3", "hclk", HCLKCON, 3, CLK_IGNORE_UNUSED, 0),
	GATE(HCLK_DMA2, "dma2", "hclk", HCLKCON, 2, CLK_IGNORE_UNUSED, 0),
	GATE(HCLK_DMA1, "dma1", "hclk", HCLKCON, 1, CLK_IGNORE_UNUSED, 0),
	GATE(HCLK_DMA0, "dma0", "hclk", HCLKCON, 0, CLK_IGNORE_UNUSED, 0),
	GATE(PCLK_GPIO, "gpio", "pclk", PCLKCON, 13, CLK_IGNORE_UNUSED, 0),
	GATE(PCLK_RTC, "rtc", "pclk", PCLKCON, 12, 0, 0),
	GATE(PCLK_WDT, "wdt", "pclk", PCLKCON, 11, 0, 0),
	GATE(PCLK_PWM, "pwm", "pclk", PCLKCON, 10, 0, 0),
	GATE(PCLK_I2S0, "i2s0", "pclk", PCLKCON, 9, 0, 0),
	GATE(PCLK_AC97, "ac97", "pclk", PCLKCON, 8, 0, 0),
	GATE(PCLK_ADC, "adc", "pclk", PCLKCON, 7, 0, 0),
	GATE(PCLK_SPI0, "spi0", "pclk", PCLKCON, 6, 0, 0),
	GATE(PCLK_I2C0, "i2c0", "pclk", PCLKCON, 4, 0, 0),
	GATE(PCLK_UART3, "uart3", "pclk", PCLKCON, 3, 0, 0),
	GATE(PCLK_UART2, "uart2", "pclk", PCLKCON, 2, 0, 0),
	GATE(PCLK_UART1, "uart1", "pclk", PCLKCON, 1, 0, 0),
	GATE(PCLK_UART0, "uart0", "pclk", PCLKCON, 0, 0, 0),
};

struct samsung_clock_alias s3c2443_common_aliases[] __initdata = {
	ALIAS(HCLK, NULL, "hclk"),
	ALIAS(HCLK_SSMC, NULL, "nand"),
	ALIAS(PCLK_UART0, "s3c2440-uart.0", "uart"),
	ALIAS(PCLK_UART1, "s3c2440-uart.1", "uart"),
	ALIAS(PCLK_UART2, "s3c2440-uart.2", "uart"),
	ALIAS(PCLK_UART3, "s3c2440-uart.3", "uart"),
	ALIAS(PCLK_UART0, "s3c2440-uart.0", "clk_uart_baud2"),
	ALIAS(PCLK_UART1, "s3c2440-uart.1", "clk_uart_baud2"),
	ALIAS(PCLK_UART2, "s3c2440-uart.2", "clk_uart_baud2"),
	ALIAS(PCLK_UART3, "s3c2440-uart.3", "clk_uart_baud2"),
	ALIAS(SCLK_UART, NULL, "clk_uart_baud3"),
	ALIAS(PCLK_PWM, NULL, "timers"),
	ALIAS(PCLK_RTC, NULL, "rtc"),
	ALIAS(PCLK_WDT, NULL, "watchdog"),
	ALIAS(PCLK_ADC, NULL, "adc"),
	ALIAS(PCLK_I2C0, "s3c2410-i2c.0", "i2c"),
	ALIAS(HCLK_USBD, NULL, "usb-device"),
	ALIAS(HCLK_USBH, NULL, "usb-host"),
	ALIAS(SCLK_USBH, NULL, "usb-bus-host"),
	ALIAS(PCLK_SPI0, "s3c2443-spi.0", "spi"),
	ALIAS(PCLK_SPI0, "s3c2443-spi.0", "spi_busclk0"),
	ALIAS(HCLK_HSMMC1, "s3c-sdhci.1", "hsmmc"),
	ALIAS(HCLK_HSMMC1, "s3c-sdhci.1", "mmc_busclk.0"),
	ALIAS(PCLK_I2S0, "samsung-i2s.0", "iis"),
	ALIAS(SCLK_I2S0, NULL, "i2s-if"),
	ALIAS(HCLK_LCD, NULL, "lcd"),
	ALIAS(SCLK_FIMD, NULL, "sclk_fimd"),
};

/* S3C2416 specific clocks */

static struct samsung_pll_clock s3c2416_pll_clks[] __initdata = {
	[mpll] = PLL(pll_6552_s3c2416, 0, "mpll", "mpllref",
						LOCKCON0, MPLLCON, NULL),
	[epll] = PLL(pll_6553, 0, "epll", "epllref",
						LOCKCON1, EPLLCON, NULL),
};

PNAME(s3c2416_hsmmc0_p) = { "sclk_hsmmc0", "sclk_hsmmcext" };
PNAME(s3c2416_hsmmc1_p) = { "sclk_hsmmc1", "sclk_hsmmcext" };
PNAME(s3c2416_hsspi0_p) = { "hsspi0_epll", "hsspi0_mpll" };

static struct clk_div_table armdiv_s3c2416_d[] = {
	{ .val = 0, .div = 1 },
	{ .val = 1, .div = 2 },
	{ .val = 2, .div = 3 },
	{ .val = 3, .div = 4 },
	{ .val = 5, .div = 6 },
	{ .val = 7, .div = 8 },
	{ /* sentinel */ },
};

struct samsung_div_clock s3c2416_dividers[] __initdata = {
	DIV_T(ARMDIV, "armdiv", "msysclk", CLKDIV0, 9, 3, armdiv_s3c2416_d),
	DIV(0, "div_hsspi0_mpll", "msysclk", CLKDIV2, 0, 4),
	DIV(0, "div_hsmmc0", "esysclk", CLKDIV2, 6, 2),
};

struct samsung_mux_clock s3c2416_muxes[] __initdata = {
	MUX(MUX_HSMMC0, "mux_hsmmc0", s3c2416_hsmmc0_p, CLKSRC, 16, 1),
	MUX(MUX_HSMMC1, "mux_hsmmc1", s3c2416_hsmmc1_p, CLKSRC, 17, 1),
	MUX(MUX_HSSPI0, "mux_hsspi0", s3c2416_hsspi0_p, CLKSRC, 18, 1),
};

struct samsung_gate_clock s3c2416_gates[] __initdata = {
	GATE(0, "hsspi0_mpll", "div_hsspi0_mpll", SCLKCON, 19, 0, 0),
	GATE(0, "hsspi0_epll", "div_hsspi0_epll", SCLKCON, 14, 0, 0),
	GATE(0, "sclk_hsmmc0", "div_hsmmc0", SCLKCON, 6, 0, 0),
	GATE(HCLK_2D, "2d", "hclk", HCLKCON, 20, 0, 0),
	GATE(HCLK_HSMMC0, "hsmmc0", "hclk", HCLKCON, 15, 0, 0),
	GATE(HCLK_IROM, "irom", "hclk", HCLKCON, 13, CLK_IGNORE_UNUSED, 0),
	GATE(PCLK_PCM, "pcm", "pclk", PCLKCON, 19, 0, 0),
};

struct samsung_clock_alias s3c2416_aliases[] __initdata = {
	ALIAS(HCLK_HSMMC0, "s3c-sdhci.0", "hsmmc"),
	ALIAS(HCLK_HSMMC0, "s3c-sdhci.0", "mmc_busclk.0"),
	ALIAS(MUX_HSMMC0, "s3c-sdhci.0", "mmc_busclk.2"),
	ALIAS(MUX_HSMMC1, "s3c-sdhci.1", "mmc_busclk.2"),
	ALIAS(MUX_HSSPI0, "s3c2443-spi.0", "spi_busclk2"),
	ALIAS(ARMDIV, NULL, "armdiv"),
};

/* S3C2443 specific clocks */

static struct samsung_pll_clock s3c2443_pll_clks[] __initdata = {
	[mpll] = PLL(pll_3000, 0, "mpll", "mpllref",
						LOCKCON0, MPLLCON, NULL),
	[epll] = PLL(pll_2126, 0, "epll", "epllref",
						LOCKCON1, EPLLCON, NULL),
};

static struct clk_div_table armdiv_s3c2443_d[] = {
	{ .val = 0, .div = 1 },
	{ .val = 8, .div = 2 },
	{ .val = 2, .div = 3 },
	{ .val = 9, .div = 4 },
	{ .val = 10, .div = 6 },
	{ .val = 11, .div = 8 },
	{ .val = 13, .div = 12 },
	{ .val = 15, .div = 16 },
	{ /* sentinel */ },
};

struct samsung_div_clock s3c2443_dividers[] __initdata = {
	DIV_T(ARMDIV, "armdiv", "msysclk", CLKDIV0, 9, 4, armdiv_s3c2443_d),
	DIV(0, "div_cam", "esysclk", CLKDIV1, 26, 4),
};

struct samsung_gate_clock s3c2443_gates[] __initdata = {
	GATE(SCLK_HSSPI0, "sclk_hsspi0", "div_hsspi0_epll", SCLKCON, 14, 0, 0),
	GATE(SCLK_CAM, "sclk_cam", "div_cam", SCLKCON, 11, 0, 0),
	GATE(HCLK_CFC, "cfc", "hclk", HCLKCON, 17, CLK_IGNORE_UNUSED, 0),
	GATE(HCLK_CAM, "cam", "hclk", HCLKCON, 8, 0, 0),
	GATE(PCLK_SPI1, "spi1", "pclk", PCLKCON, 15, 0, 0),
	GATE(PCLK_SDI, "sdi", "pclk", PCLKCON, 5, 0, 0),
};

struct samsung_clock_alias s3c2443_aliases[] __initdata = {
	ALIAS(SCLK_HSSPI0, "s3c2443-spi.0", "spi_busclk2"),
	ALIAS(SCLK_HSMMC1, "s3c-sdhci.1", "mmc_busclk.2"),
	ALIAS(SCLK_CAM, NULL, "camif-upll"),
	ALIAS(PCLK_SPI1, "s3c2410-spi.0", "spi"),
	ALIAS(PCLK_SDI, NULL, "sdi"),
	ALIAS(HCLK_CFC, NULL, "cfc"),
	ALIAS(ARMDIV, NULL, "armdiv"),
};

/* S3C2450 specific clocks */

PNAME(s3c2450_cam_p) = { "div_cam", "hclk" };
PNAME(s3c2450_hsspi1_p) = { "hsspi1_epll", "hsspi1_mpll" };
PNAME(i2s1_p) = { "div_i2s1", "ext_i2s", "epllref", "epllref" };

struct samsung_div_clock s3c2450_dividers[] __initdata = {
	DIV(0, "div_cam", "esysclk", CLKDIV1, 26, 4),
	DIV(0, "div_hsspi1_epll", "esysclk", CLKDIV2, 24, 2),
	DIV(0, "div_hsspi1_mpll", "msysclk", CLKDIV2, 16, 4),
	DIV(0, "div_i2s1", "esysclk", CLKDIV2, 12, 4),
};

struct samsung_mux_clock s3c2450_muxes[] __initdata = {
	MUX(0, "mux_cam", s3c2450_cam_p, CLKSRC, 20, 1),
	MUX(MUX_HSSPI1, "mux_hsspi1", s3c2450_hsspi1_p, CLKSRC, 19, 1),
	MUX(0, "mux_i2s1", i2s1_p, CLKSRC, 12, 2),
};

struct samsung_gate_clock s3c2450_gates[] __initdata = {
	GATE(SCLK_I2S1, "sclk_i2s1", "div_i2s1", SCLKCON, 5, 0, 0),
	GATE(HCLK_CFC, "cfc", "hclk", HCLKCON, 17, 0, 0),
	GATE(HCLK_CAM, "cam", "hclk", HCLKCON, 8, 0, 0),
	GATE(HCLK_DMA7, "dma7", "hclk", HCLKCON, 7, CLK_IGNORE_UNUSED, 0),
	GATE(HCLK_DMA6, "dma6", "hclk", HCLKCON, 6, CLK_IGNORE_UNUSED, 0),
	GATE(PCLK_I2S1, "i2s1", "pclk", PCLKCON, 17, 0, 0),
	GATE(PCLK_I2C1, "i2c1", "pclk", PCLKCON, 16, 0, 0),
	GATE(PCLK_SPI1, "spi1", "pclk", PCLKCON, 14, 0, 0),
};

struct samsung_clock_alias s3c2450_aliases[] __initdata = {
	ALIAS(PCLK_SPI1, "s3c2443-spi.1", "spi"),
	ALIAS(PCLK_SPI1, "s3c2443-spi.1", "spi_busclk0"),
	ALIAS(MUX_HSSPI1, "s3c2443-spi.1", "spi_busclk2"),
	ALIAS(PCLK_I2C1, "s3c2410-i2c.1", "i2c"),
};

static int s3c2443_restart(struct notifier_block *this,
			   unsigned long mode, void *cmd)
{
	__raw_writel(0x533c2443, reg_base + SWRST);
	return NOTIFY_DONE;
}

static struct notifier_block s3c2443_restart_handler = {
	.notifier_call = s3c2443_restart,
	.priority = 129,
};

/*
 * fixed rate clocks generated outside the soc
 * Only necessary until the devicetree-move is complete
 */
struct samsung_fixed_rate_clock s3c2443_common_frate_clks[] __initdata = {
	FRATE(0, "xti", NULL, CLK_IS_ROOT, 0),
	FRATE(0, "ext", NULL, CLK_IS_ROOT, 0),
	FRATE(0, "ext_i2s", NULL, CLK_IS_ROOT, 0),
	FRATE(0, "ext_uart", NULL, CLK_IS_ROOT, 0),
};

static void __init s3c2443_common_clk_register_fixed_ext(
		struct samsung_clk_provider *ctx, unsigned long xti_f)
{
	s3c2443_common_frate_clks[0].fixed_rate = xti_f;
	samsung_clk_register_fixed_rate(ctx, s3c2443_common_frate_clks,
				ARRAY_SIZE(s3c2443_common_frate_clks));
}

void __init s3c2443_common_clk_init(struct device_node *np, unsigned long xti_f,
				    int current_soc,
				    void __iomem *base)
{
	struct samsung_clk_provider *ctx;
	int ret;
	reg_base = base;

	if (np) {
		reg_base = of_iomap(np, 0);
		if (!reg_base)
			panic("%s: failed to map registers\n", __func__);
	}

	ctx = samsung_clk_init(np, reg_base, NR_CLKS);
	if (!ctx)
		panic("%s: unable to allocate context.\n", __func__);

	/* Register external clocks only in non-dt cases */
	if (!np)
		s3c2443_common_clk_register_fixed_ext(ctx, xti_f);

	/* Register PLLs. */
	if (current_soc == S3C2416 || current_soc == S3C2450)
		samsung_clk_register_pll(ctx, s3c2416_pll_clks,
				ARRAY_SIZE(s3c2416_pll_clks), reg_base);
	else
		samsung_clk_register_pll(ctx, s3c2443_pll_clks,
				ARRAY_SIZE(s3c2443_pll_clks), reg_base);

	/* Register common internal clocks. */
	samsung_clk_register_mux(ctx, s3c2443_common_muxes,
			ARRAY_SIZE(s3c2443_common_muxes));
	samsung_clk_register_div(ctx, s3c2443_common_dividers,
			ARRAY_SIZE(s3c2443_common_dividers));
	samsung_clk_register_gate(ctx, s3c2443_common_gates,
		ARRAY_SIZE(s3c2443_common_gates));
	samsung_clk_register_alias(ctx, s3c2443_common_aliases,
		ARRAY_SIZE(s3c2443_common_aliases));

	/* Register SoC-specific clocks. */
	switch (current_soc) {
	case S3C2450:
		samsung_clk_register_div(ctx, s3c2450_dividers,
				ARRAY_SIZE(s3c2450_dividers));
		samsung_clk_register_mux(ctx, s3c2450_muxes,
				ARRAY_SIZE(s3c2450_muxes));
		samsung_clk_register_gate(ctx, s3c2450_gates,
				ARRAY_SIZE(s3c2450_gates));
		samsung_clk_register_alias(ctx, s3c2450_aliases,
				ARRAY_SIZE(s3c2450_aliases));
		/* fall through, as s3c2450 extends the s3c2416 clocks */
	case S3C2416:
		samsung_clk_register_div(ctx, s3c2416_dividers,
				ARRAY_SIZE(s3c2416_dividers));
		samsung_clk_register_mux(ctx, s3c2416_muxes,
				ARRAY_SIZE(s3c2416_muxes));
		samsung_clk_register_gate(ctx, s3c2416_gates,
				ARRAY_SIZE(s3c2416_gates));
		samsung_clk_register_alias(ctx, s3c2416_aliases,
				ARRAY_SIZE(s3c2416_aliases));
		break;
	case S3C2443:
		samsung_clk_register_div(ctx, s3c2443_dividers,
				ARRAY_SIZE(s3c2443_dividers));
		samsung_clk_register_gate(ctx, s3c2443_gates,
				ARRAY_SIZE(s3c2443_gates));
		samsung_clk_register_alias(ctx, s3c2443_aliases,
				ARRAY_SIZE(s3c2443_aliases));
		break;
	}

	s3c2443_clk_sleep_init();

	samsung_clk_of_add_provider(np, ctx);

	ret = register_restart_handler(&s3c2443_restart_handler);
	if (ret)
		pr_warn("cannot register restart handler, %d\n", ret);
}

static void __init s3c2416_clk_init(struct device_node *np)
{
	s3c2443_common_clk_init(np, 0, S3C2416, 0);
}
CLK_OF_DECLARE(s3c2416_clk, "samsung,s3c2416-clock", s3c2416_clk_init);

static void __init s3c2443_clk_init(struct device_node *np)
{
	s3c2443_common_clk_init(np, 0, S3C2443, 0);
}
CLK_OF_DECLARE(s3c2443_clk, "samsung,s3c2443-clock", s3c2443_clk_init);

static void __init s3c2450_clk_init(struct device_node *np)
{
	s3c2443_common_clk_init(np, 0, S3C2450, 0);
}
CLK_OF_DECLARE(s3c2450_clk, "samsung,s3c2450-clock", s3c2450_clk_init);
Commit	Line	Data
61fbb1d2 HS	1	/*
	2	* Copyright (c) 2013 Heiko Stuebner <heiko@sntech.de>
	3	*
	4	* This program is free software; you can redistribute it and/or modify
	5	* it under the terms of the GNU General Public License version 2 as
	6	* published by the Free Software Foundation.
	7	*
	8	* Common Clock Framework support for S3C2443 and following SoCs.
	9	*/
	10
61fbb1d2 HS	11	#include <linux/clk-provider.h>
	12	#include <linux/of.h>
	13	#include <linux/of_address.h>
	14	#include <linux/syscore_ops.h>
e317c194	15	#include <linux/reboot.h>
61fbb1d2 HS	16
	17	#include <dt-bindings/clock/s3c2443.h>
	18
	19	#include "clk.h"
	20	#include "clk-pll.h"
	21
	22	/* S3C2416 clock controller register offsets */
	23	#define LOCKCON0 0x00
	24	#define LOCKCON1 0x04
	25	#define MPLLCON 0x10
	26	#define EPLLCON 0x18
	27	#define EPLLCON_K 0x1C
	28	#define CLKSRC 0x20
	29	#define CLKDIV0 0x24
	30	#define CLKDIV1 0x28
	31	#define CLKDIV2 0x2C
	32	#define HCLKCON 0x30
	33	#define PCLKCON 0x34
	34	#define SCLKCON 0x38
e317c194	35	#define SWRST 0x44
61fbb1d2 HS	36
	37	/* the soc types */
	38	enum supported_socs {
	39	S3C2416,
	40	S3C2443,
	41	S3C2450,
	42	};
	43
	44	/* list of PLLs to be registered */
	45	enum s3c2443_plls {
	46	mpll, epll,
	47	};
	48
	49	static void __iomem *reg_base;
	50
	51	#ifdef CONFIG_PM_SLEEP
	52	static struct samsung_clk_reg_dump *s3c2443_save;
	53
	54	/*
	55	* list of controller registers to be saved and restored during a
	56	* suspend/resume cycle.
	57	*/
	58	static unsigned long s3c2443_clk_regs[] __initdata = {
	59	LOCKCON0,
	60	LOCKCON1,
	61	MPLLCON,
	62	EPLLCON,
	63	EPLLCON_K,
	64	CLKSRC,
	65	CLKDIV0,
	66	CLKDIV1,
	67	CLKDIV2,
	68	PCLKCON,
	69	HCLKCON,
	70	SCLKCON,
	71	};
	72
	73	static int s3c2443_clk_suspend(void)
	74	{
	75	samsung_clk_save(reg_base, s3c2443_save,
	76	ARRAY_SIZE(s3c2443_clk_regs));
	77
	78	return 0;
	79	}
	80
	81	static void s3c2443_clk_resume(void)
	82	{
	83	samsung_clk_restore(reg_base, s3c2443_save,
	84	ARRAY_SIZE(s3c2443_clk_regs));
	85	}
	86
	87	static struct syscore_ops s3c2443_clk_syscore_ops = {
	88	.suspend = s3c2443_clk_suspend,
	89	.resume = s3c2443_clk_resume,
	90	};
	91
	92	static void s3c2443_clk_sleep_init(void)
	93	{
	94	s3c2443_save = samsung_clk_alloc_reg_dump(s3c2443_clk_regs,
	95	ARRAY_SIZE(s3c2443_clk_regs));
	96	if (!s3c2443_save) {
	97	pr_warn("%s: failed to allocate sleep save data, no sleep support!\n",
	98	__func__);
	99	return;
100	}
101
102	register_syscore_ops(&s3c2443_clk_syscore_ops);
103	return;
104	}
105	#else
106	static void s3c2443_clk_sleep_init(void) {}
107	#endif
108
109	PNAME(epllref_p) = { "mpllref", "mpllref", "xti", "ext" };
110	PNAME(esysclk_p) = { "epllref", "epll" };
111	PNAME(mpllref_p) = { "xti", "mdivclk" };
112	PNAME(msysclk_p) = { "mpllref", "mpll" };
113	PNAME(armclk_p) = { "armdiv" , "hclk" };
114	PNAME(i2s0_p) = { "div_i2s0", "ext_i2s", "epllref", "epllref" };
115
116	struct samsung_mux_clock s3c2443_common_muxes[] __initdata = {
117	MUX(0, "epllref", epllref_p, CLKSRC, 7, 2),
118	MUX(ESYSCLK, "esysclk", esysclk_p, CLKSRC, 6, 1),
119	MUX(0, "mpllref", mpllref_p, CLKSRC, 3, 1),
120	MUX_A(MSYSCLK, "msysclk", msysclk_p, CLKSRC, 4, 1, "msysclk"),
121	MUX_A(ARMCLK, "armclk", armclk_p, CLKDIV0, 13, 1, "armclk"),
122	MUX(0, "mux_i2s0", i2s0_p, CLKSRC, 14, 2),
123	};
124
125	static struct clk_div_table hclk_d[] = {
126	{ .val = 0, .div = 1 },
127	{ .val = 1, .div = 2 },
128	{ .val = 3, .div = 4 },
129	{ /* sentinel */ },
130	};
131
132	static struct clk_div_table mdivclk_d[] = {
133	{ .val = 0, .div = 1 },
134	{ .val = 1, .div = 3 },
135	{ .val = 2, .div = 5 },
136	{ .val = 3, .div = 7 },
137	{ .val = 4, .div = 9 },
138	{ .val = 5, .div = 11 },
139	{ .val = 6, .div = 13 },
140	{ .val = 7, .div = 15 },
141	{ /* sentinel */ },
142	};
143
144	struct samsung_div_clock s3c2443_common_dividers[] __initdata = {
145	DIV_T(0, "mdivclk", "xti", CLKDIV0, 6, 3, mdivclk_d),
146	DIV(0, "prediv", "msysclk", CLKDIV0, 4, 2),
147	DIV_T(HCLK, "hclk", "prediv", CLKDIV0, 0, 2, hclk_d),
148	DIV(PCLK, "pclk", "hclk", CLKDIV0, 2, 1),
149	DIV(0, "div_hsspi0_epll", "esysclk", CLKDIV1, 24, 2),
150	DIV(0, "div_fimd", "esysclk", CLKDIV1, 16, 8),
151	DIV(0, "div_i2s0", "esysclk", CLKDIV1, 12, 4),
152	DIV(0, "div_uart", "esysclk", CLKDIV1, 8, 4),
153	DIV(0, "div_hsmmc1", "esysclk", CLKDIV1, 6, 2),
154	DIV(0, "div_usbhost", "esysclk", CLKDIV1, 4, 2),
155	};
156
157	struct samsung_gate_clock s3c2443_common_gates[] __initdata = {
158	GATE(SCLK_HSMMC_EXT, "sclk_hsmmcext", "ext", SCLKCON, 13, 0, 0),
159	GATE(SCLK_HSMMC1, "sclk_hsmmc1", "div_hsmmc1", SCLKCON, 12, 0, 0),
160	GATE(SCLK_FIMD, "sclk_fimd", "div_fimd", SCLKCON, 10, 0, 0),
161	GATE(SCLK_I2S0, "sclk_i2s0", "mux_i2s0", SCLKCON, 9, 0, 0),
162	GATE(SCLK_UART, "sclk_uart", "div_uart", SCLKCON, 8, 0, 0),
163	GATE(SCLK_USBH, "sclk_usbhost", "div_usbhost", SCLKCON, 1, 0, 0),
164	GATE(HCLK_DRAM, "dram", "hclk", HCLKCON, 19, CLK_IGNORE_UNUSED, 0),
165	GATE(HCLK_SSMC, "ssmc", "hclk", HCLKCON, 18, CLK_IGNORE_UNUSED, 0),
166	GATE(HCLK_HSMMC1, "hsmmc1", "hclk", HCLKCON, 16, 0, 0),
167	GATE(HCLK_USBD, "usb-device", "hclk", HCLKCON, 12, 0, 0),
168	GATE(HCLK_USBH, "usb-host", "hclk", HCLKCON, 11, 0, 0),
169	GATE(HCLK_LCD, "lcd", "hclk", HCLKCON, 9, 0, 0),
170	GATE(HCLK_DMA5, "dma5", "hclk", HCLKCON, 5, CLK_IGNORE_UNUSED, 0),
171	GATE(HCLK_DMA4, "dma4", "hclk", HCLKCON, 4, CLK_IGNORE_UNUSED, 0),
172	GATE(HCLK_DMA3, "dma3", "hclk", HCLKCON, 3, CLK_IGNORE_UNUSED, 0),
173	GATE(HCLK_DMA2, "dma2", "hclk", HCLKCON, 2, CLK_IGNORE_UNUSED, 0),
174	GATE(HCLK_DMA1, "dma1", "hclk", HCLKCON, 1, CLK_IGNORE_UNUSED, 0),
175	GATE(HCLK_DMA0, "dma0", "hclk", HCLKCON, 0, CLK_IGNORE_UNUSED, 0),
176	GATE(PCLK_GPIO, "gpio", "pclk", PCLKCON, 13, CLK_IGNORE_UNUSED, 0),
177	GATE(PCLK_RTC, "rtc", "pclk", PCLKCON, 12, 0, 0),
178	GATE(PCLK_WDT, "wdt", "pclk", PCLKCON, 11, 0, 0),
179	GATE(PCLK_PWM, "pwm", "pclk", PCLKCON, 10, 0, 0),
180	GATE(PCLK_I2S0, "i2s0", "pclk", PCLKCON, 9, 0, 0),
181	GATE(PCLK_AC97, "ac97", "pclk", PCLKCON, 8, 0, 0),
182	GATE(PCLK_ADC, "adc", "pclk", PCLKCON, 7, 0, 0),
183	GATE(PCLK_SPI0, "spi0", "pclk", PCLKCON, 6, 0, 0),
184	GATE(PCLK_I2C0, "i2c0", "pclk", PCLKCON, 4, 0, 0),
185	GATE(PCLK_UART3, "uart3", "pclk", PCLKCON, 3, 0, 0),
186	GATE(PCLK_UART2, "uart2", "pclk", PCLKCON, 2, 0, 0),
187	GATE(PCLK_UART1, "uart1", "pclk", PCLKCON, 1, 0, 0),
188	GATE(PCLK_UART0, "uart0", "pclk", PCLKCON, 0, 0, 0),
189	};
190
191	struct samsung_clock_alias s3c2443_common_aliases[] __initdata = {
192	ALIAS(HCLK, NULL, "hclk"),
193	ALIAS(HCLK_SSMC, NULL, "nand"),
194	ALIAS(PCLK_UART0, "s3c2440-uart.0", "uart"),
195	ALIAS(PCLK_UART1, "s3c2440-uart.1", "uart"),
196	ALIAS(PCLK_UART2, "s3c2440-uart.2", "uart"),
197	ALIAS(PCLK_UART3, "s3c2440-uart.3", "uart"),
198	ALIAS(PCLK_UART0, "s3c2440-uart.0", "clk_uart_baud2"),
199	ALIAS(PCLK_UART1, "s3c2440-uart.1", "clk_uart_baud2"),
200	ALIAS(PCLK_UART2, "s3c2440-uart.2", "clk_uart_baud2"),
201	ALIAS(PCLK_UART3, "s3c2440-uart.3", "clk_uart_baud2"),
202	ALIAS(SCLK_UART, NULL, "clk_uart_baud3"),
203	ALIAS(PCLK_PWM, NULL, "timers"),
204	ALIAS(PCLK_RTC, NULL, "rtc"),
205	ALIAS(PCLK_WDT, NULL, "watchdog"),
206	ALIAS(PCLK_ADC, NULL, "adc"),
207	ALIAS(PCLK_I2C0, "s3c2410-i2c.0", "i2c"),
208	ALIAS(HCLK_USBD, NULL, "usb-device"),
209	ALIAS(HCLK_USBH, NULL, "usb-host"),
210	ALIAS(SCLK_USBH, NULL, "usb-bus-host"),
211	ALIAS(PCLK_SPI0, "s3c2443-spi.0", "spi"),
212	ALIAS(PCLK_SPI0, "s3c2443-spi.0", "spi_busclk0"),
213	ALIAS(HCLK_HSMMC1, "s3c-sdhci.1", "hsmmc"),
214	ALIAS(HCLK_HSMMC1, "s3c-sdhci.1", "mmc_busclk.0"),
215	ALIAS(PCLK_I2S0, "samsung-i2s.0", "iis"),
216	ALIAS(SCLK_I2S0, NULL, "i2s-if"),
217	ALIAS(HCLK_LCD, NULL, "lcd"),
218	ALIAS(SCLK_FIMD, NULL, "sclk_fimd"),
219	};
220
221	/* S3C2416 specific clocks */
222
223	static struct samsung_pll_clock s3c2416_pll_clks[] __initdata = {
224	[mpll] = PLL(pll_6552_s3c2416, 0, "mpll", "mpllref",
225	LOCKCON0, MPLLCON, NULL),
226	[epll] = PLL(pll_6553, 0, "epll", "epllref",
227	LOCKCON1, EPLLCON, NULL),
228	};
229
230	PNAME(s3c2416_hsmmc0_p) = { "sclk_hsmmc0", "sclk_hsmmcext" };
231	PNAME(s3c2416_hsmmc1_p) = { "sclk_hsmmc1", "sclk_hsmmcext" };
232	PNAME(s3c2416_hsspi0_p) = { "hsspi0_epll", "hsspi0_mpll" };
233
234	static struct clk_div_table armdiv_s3c2416_d[] = {
235	{ .val = 0, .div = 1 },
236	{ .val = 1, .div = 2 },
237	{ .val = 2, .div = 3 },
238	{ .val = 3, .div = 4 },
239	{ .val = 5, .div = 6 },
240	{ .val = 7, .div = 8 },
241	{ /* sentinel */ },
242	};
243
244	struct samsung_div_clock s3c2416_dividers[] __initdata = {
245	DIV_T(ARMDIV, "armdiv", "msysclk", CLKDIV0, 9, 3, armdiv_s3c2416_d),
246	DIV(0, "div_hsspi0_mpll", "msysclk", CLKDIV2, 0, 4),
247	DIV(0, "div_hsmmc0", "esysclk", CLKDIV2, 6, 2),
248	};
249
250	struct samsung_mux_clock s3c2416_muxes[] __initdata = {
251	MUX(MUX_HSMMC0, "mux_hsmmc0", s3c2416_hsmmc0_p, CLKSRC, 16, 1),
252	MUX(MUX_HSMMC1, "mux_hsmmc1", s3c2416_hsmmc1_p, CLKSRC, 17, 1),
253	MUX(MUX_HSSPI0, "mux_hsspi0", s3c2416_hsspi0_p, CLKSRC, 18, 1),
254	};
255
256	struct samsung_gate_clock s3c2416_gates[] __initdata = {
257	GATE(0, "hsspi0_mpll", "div_hsspi0_mpll", SCLKCON, 19, 0, 0),
258	GATE(0, "hsspi0_epll", "div_hsspi0_epll", SCLKCON, 14, 0, 0),
259	GATE(0, "sclk_hsmmc0", "div_hsmmc0", SCLKCON, 6, 0, 0),
260	GATE(HCLK_2D, "2d", "hclk", HCLKCON, 20, 0, 0),
261	GATE(HCLK_HSMMC0, "hsmmc0", "hclk", HCLKCON, 15, 0, 0),
262	GATE(HCLK_IROM, "irom", "hclk", HCLKCON, 13, CLK_IGNORE_UNUSED, 0),
263	GATE(PCLK_PCM, "pcm", "pclk", PCLKCON, 19, 0, 0),
264	};
265
266	struct samsung_clock_alias s3c2416_aliases[] __initdata = {
267	ALIAS(HCLK_HSMMC0, "s3c-sdhci.0", "hsmmc"),
268	ALIAS(HCLK_HSMMC0, "s3c-sdhci.0", "mmc_busclk.0"),
269	ALIAS(MUX_HSMMC0, "s3c-sdhci.0", "mmc_busclk.2"),
270	ALIAS(MUX_HSMMC1, "s3c-sdhci.1", "mmc_busclk.2"),
271	ALIAS(MUX_HSSPI0, "s3c2443-spi.0", "spi_busclk2"),
272	ALIAS(ARMDIV, NULL, "armdiv"),
273	};
274
275	/* S3C2443 specific clocks */
276
277	static struct samsung_pll_clock s3c2443_pll_clks[] __initdata = {
278	[mpll] = PLL(pll_3000, 0, "mpll", "mpllref",
279	LOCKCON0, MPLLCON, NULL),
280	[epll] = PLL(pll_2126, 0, "epll", "epllref",
281	LOCKCON1, EPLLCON, NULL),
282	};
283
284	static struct clk_div_table armdiv_s3c2443_d[] = {
285	{ .val = 0, .div = 1 },
286	{ .val = 8, .div = 2 },
287	{ .val = 2, .div = 3 },
288	{ .val = 9, .div = 4 },
289	{ .val = 10, .div = 6 },
290	{ .val = 11, .div = 8 },
291	{ .val = 13, .div = 12 },
292	{ .val = 15, .div = 16 },
293	{ /* sentinel */ },
294	};
295
296	struct samsung_div_clock s3c2443_dividers[] __initdata = {
297	DIV_T(ARMDIV, "armdiv", "msysclk", CLKDIV0, 9, 4, armdiv_s3c2443_d),
298	DIV(0, "div_cam", "esysclk", CLKDIV1, 26, 4),
299	};
300
301	struct samsung_gate_clock s3c2443_gates[] __initdata = {
302	GATE(SCLK_HSSPI0, "sclk_hsspi0", "div_hsspi0_epll", SCLKCON, 14, 0, 0),
303	GATE(SCLK_CAM, "sclk_cam", "div_cam", SCLKCON, 11, 0, 0),
304	GATE(HCLK_CFC, "cfc", "hclk", HCLKCON, 17, CLK_IGNORE_UNUSED, 0),
305	GATE(HCLK_CAM, "cam", "hclk", HCLKCON, 8, 0, 0),
306	GATE(PCLK_SPI1, "spi1", "pclk", PCLKCON, 15, 0, 0),
307	GATE(PCLK_SDI, "sdi", "pclk", PCLKCON, 5, 0, 0),
308	};
309
310	struct samsung_clock_alias s3c2443_aliases[] __initdata = {
311	ALIAS(SCLK_HSSPI0, "s3c2443-spi.0", "spi_busclk2"),
312	ALIAS(SCLK_HSMMC1, "s3c-sdhci.1", "mmc_busclk.2"),
313	ALIAS(SCLK_CAM, NULL, "camif-upll"),
314	ALIAS(PCLK_SPI1, "s3c2410-spi.0", "spi"),
315	ALIAS(PCLK_SDI, NULL, "sdi"),
316	ALIAS(HCLK_CFC, NULL, "cfc"),
317	ALIAS(ARMDIV, NULL, "armdiv"),
318	};
319
320	/* S3C2450 specific clocks */
321
322	PNAME(s3c2450_cam_p) = { "div_cam", "hclk" };
323	PNAME(s3c2450_hsspi1_p) = { "hsspi1_epll", "hsspi1_mpll" };
324	PNAME(i2s1_p) = { "div_i2s1", "ext_i2s", "epllref", "epllref" };
325
326	struct samsung_div_clock s3c2450_dividers[] __initdata = {
327	DIV(0, "div_cam", "esysclk", CLKDIV1, 26, 4),
328	DIV(0, "div_hsspi1_epll", "esysclk", CLKDIV2, 24, 2),
329	DIV(0, "div_hsspi1_mpll", "msysclk", CLKDIV2, 16, 4),
330	DIV(0, "div_i2s1", "esysclk", CLKDIV2, 12, 4),
331	};
332
333	struct samsung_mux_clock s3c2450_muxes[] __initdata = {
334	MUX(0, "mux_cam", s3c2450_cam_p, CLKSRC, 20, 1),
335	MUX(MUX_HSSPI1, "mux_hsspi1", s3c2450_hsspi1_p, CLKSRC, 19, 1),
336	MUX(0, "mux_i2s1", i2s1_p, CLKSRC, 12, 2),
337	};
338
339	struct samsung_gate_clock s3c2450_gates[] __initdata = {
340	GATE(SCLK_I2S1, "sclk_i2s1", "div_i2s1", SCLKCON, 5, 0, 0),
341	GATE(HCLK_CFC, "cfc", "hclk", HCLKCON, 17, 0, 0),
342	GATE(HCLK_CAM, "cam", "hclk", HCLKCON, 8, 0, 0),
343	GATE(HCLK_DMA7, "dma7", "hclk", HCLKCON, 7, CLK_IGNORE_UNUSED, 0),
344	GATE(HCLK_DMA6, "dma6", "hclk", HCLKCON, 6, CLK_IGNORE_UNUSED, 0),
345	GATE(PCLK_I2S1, "i2s1", "pclk", PCLKCON, 17, 0, 0),
346	GATE(PCLK_I2C1, "i2c1", "pclk", PCLKCON, 16, 0, 0),
347	GATE(PCLK_SPI1, "spi1", "pclk", PCLKCON, 14, 0, 0),
348	};
349
350	struct samsung_clock_alias s3c2450_aliases[] __initdata = {
351	ALIAS(PCLK_SPI1, "s3c2443-spi.1", "spi"),
352	ALIAS(PCLK_SPI1, "s3c2443-spi.1", "spi_busclk0"),
353	ALIAS(MUX_HSSPI1, "s3c2443-spi.1", "spi_busclk2"),
354	ALIAS(PCLK_I2C1, "s3c2410-i2c.1", "i2c"),
355	};
356
e317c194 HS	357	static int s3c2443_restart(struct notifier_block *this,
	358	unsigned long mode, void *cmd)
	359	{
	360	__raw_writel(0x533c2443, reg_base + SWRST);
	361	return NOTIFY_DONE;
	362	}
	363
	364	static struct notifier_block s3c2443_restart_handler = {
	365	.notifier_call = s3c2443_restart,
	366	.priority = 129,
	367	};
	368
61fbb1d2 HS	369	/*
	370	* fixed rate clocks generated outside the soc
	371	* Only necessary until the devicetree-move is complete
	372	*/
	373	struct samsung_fixed_rate_clock s3c2443_common_frate_clks[] __initdata = {
	374	FRATE(0, "xti", NULL, CLK_IS_ROOT, 0),
	375	FRATE(0, "ext", NULL, CLK_IS_ROOT, 0),
	376	FRATE(0, "ext_i2s", NULL, CLK_IS_ROOT, 0),
	377	FRATE(0, "ext_uart", NULL, CLK_IS_ROOT, 0),
	378	};
	379
976face4 RS	380	static void __init s3c2443_common_clk_register_fixed_ext(
976face4 RS	381	struct samsung_clk_provider *ctx, unsigned long xti_f)
61fbb1d2 HS	382	{
61fbb1d2 HS	383	s3c2443_common_frate_clks[0].fixed_rate = xti_f;
976face4	384	samsung_clk_register_fixed_rate(ctx, s3c2443_common_frate_clks,
61fbb1d2 HS	385	ARRAY_SIZE(s3c2443_common_frate_clks));
	386	}
	387
	388	void __init s3c2443_common_clk_init(struct device_node *np, unsigned long xti_f,
	389	int current_soc,
	390	void __iomem *base)
	391	{
976face4	392	struct samsung_clk_provider *ctx;
e317c194	393	int ret;
61fbb1d2 HS	394	reg_base = base;
	395
	396	if (np) {
	397	reg_base = of_iomap(np, 0);
	398	if (!reg_base)
	399	panic("%s: failed to map registers\n", __func__);
	400	}
	401
976face4 RS	402	ctx = samsung_clk_init(np, reg_base, NR_CLKS);
	403	if (!ctx)
	404	panic("%s: unable to allocate context.\n", __func__);
61fbb1d2 HS	405
	406	/* Register external clocks only in non-dt cases */
	407	if (!np)
976face4	408	s3c2443_common_clk_register_fixed_ext(ctx, xti_f);
61fbb1d2 HS	409
	410	/* Register PLLs. */
	411	if (current_soc == S3C2416 \|\| current_soc == S3C2450)
976face4	412	samsung_clk_register_pll(ctx, s3c2416_pll_clks,
61fbb1d2 HS	413	ARRAY_SIZE(s3c2416_pll_clks), reg_base);
61fbb1d2 HS	414	else
976face4	415	samsung_clk_register_pll(ctx, s3c2443_pll_clks,
61fbb1d2 HS	416	ARRAY_SIZE(s3c2443_pll_clks), reg_base);
	417
	418	/* Register common internal clocks. */
976face4	419	samsung_clk_register_mux(ctx, s3c2443_common_muxes,
61fbb1d2	420	ARRAY_SIZE(s3c2443_common_muxes));
976face4	421	samsung_clk_register_div(ctx, s3c2443_common_dividers,
61fbb1d2	422	ARRAY_SIZE(s3c2443_common_dividers));
976face4	423	samsung_clk_register_gate(ctx, s3c2443_common_gates,
61fbb1d2	424	ARRAY_SIZE(s3c2443_common_gates));
976face4	425	samsung_clk_register_alias(ctx, s3c2443_common_aliases,
61fbb1d2 HS	426	ARRAY_SIZE(s3c2443_common_aliases));
	427
	428	/* Register SoC-specific clocks. */
	429	switch (current_soc) {
	430	case S3C2450:
976face4	431	samsung_clk_register_div(ctx, s3c2450_dividers,
61fbb1d2	432	ARRAY_SIZE(s3c2450_dividers));
976face4	433	samsung_clk_register_mux(ctx, s3c2450_muxes,
61fbb1d2	434	ARRAY_SIZE(s3c2450_muxes));
976face4	435	samsung_clk_register_gate(ctx, s3c2450_gates,
61fbb1d2	436	ARRAY_SIZE(s3c2450_gates));
976face4	437	samsung_clk_register_alias(ctx, s3c2450_aliases,
61fbb1d2 HS	438	ARRAY_SIZE(s3c2450_aliases));
	439	/* fall through, as s3c2450 extends the s3c2416 clocks */
	440	case S3C2416:
976face4	441	samsung_clk_register_div(ctx, s3c2416_dividers,
61fbb1d2	442	ARRAY_SIZE(s3c2416_dividers));
976face4	443	samsung_clk_register_mux(ctx, s3c2416_muxes,
61fbb1d2	444	ARRAY_SIZE(s3c2416_muxes));
976face4	445	samsung_clk_register_gate(ctx, s3c2416_gates,
61fbb1d2	446	ARRAY_SIZE(s3c2416_gates));
976face4	447	samsung_clk_register_alias(ctx, s3c2416_aliases,
61fbb1d2 HS	448	ARRAY_SIZE(s3c2416_aliases));
	449	break;
	450	case S3C2443:
976face4	451	samsung_clk_register_div(ctx, s3c2443_dividers,
61fbb1d2	452	ARRAY_SIZE(s3c2443_dividers));
976face4	453	samsung_clk_register_gate(ctx, s3c2443_gates,
61fbb1d2	454	ARRAY_SIZE(s3c2443_gates));
976face4	455	samsung_clk_register_alias(ctx, s3c2443_aliases,
61fbb1d2 HS	456	ARRAY_SIZE(s3c2443_aliases));
	457	break;
	458	}
	459
	460	s3c2443_clk_sleep_init();
d5e136a2 SN	461
d5e136a2 SN	462	samsung_clk_of_add_provider(np, ctx);
e317c194 HS	463
	464	ret = register_restart_handler(&s3c2443_restart_handler);
	465	if (ret)
	466	pr_warn("cannot register restart handler, %d\n", ret);
61fbb1d2 HS	467	}
	468
	469	static void __init s3c2416_clk_init(struct device_node *np)
	470	{
	471	s3c2443_common_clk_init(np, 0, S3C2416, 0);
	472	}
	473	CLK_OF_DECLARE(s3c2416_clk, "samsung,s3c2416-clock", s3c2416_clk_init);
	474
	475	static void __init s3c2443_clk_init(struct device_node *np)
	476	{
	477	s3c2443_common_clk_init(np, 0, S3C2443, 0);
	478	}
	479	CLK_OF_DECLARE(s3c2443_clk, "samsung,s3c2443-clock", s3c2443_clk_init);
	480
	481	static void __init s3c2450_clk_init(struct device_node *np)
	482	{
	483	s3c2443_common_clk_init(np, 0, S3C2450, 0);
	484	}
	485	CLK_OF_DECLARE(s3c2450_clk, "samsung,s3c2450-clock", s3c2450_clk_init);