mm/page_alloc: prevent merging between isolated and other pageblocks
[linux-2.6-block.git] / drivers / clk / clk-gate.c
CommitLineData
9d9f78ed
MT
1/*
2 * Copyright (C) 2010-2011 Canonical Ltd <jeremy.kerr@canonical.com>
3 * Copyright (C) 2011-2012 Mike Turquette, Linaro Ltd <mturquette@linaro.org>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 *
9 * Gated clock implementation
10 */
11
12#include <linux/clk-provider.h>
13#include <linux/module.h>
14#include <linux/slab.h>
15#include <linux/io.h>
16#include <linux/err.h>
17#include <linux/string.h>
18
19/**
20 * DOC: basic gatable clock which can gate and ungate it's ouput
21 *
22 * Traits of this clock:
23 * prepare - clk_(un)prepare only ensures parent is (un)prepared
24 * enable - clk_enable and clk_disable are functional & control gating
25 * rate - inherits rate from parent. No clk_set_rate support
26 * parent - fixed parent. No clk_set_parent support
27 */
28
fbc42aab
VK
29/*
30 * It works on following logic:
31 *
32 * For enabling clock, enable = 1
33 * set2dis = 1 -> clear bit -> set = 0
34 * set2dis = 0 -> set bit -> set = 1
35 *
36 * For disabling clock, enable = 0
37 * set2dis = 1 -> set bit -> set = 1
38 * set2dis = 0 -> clear bit -> set = 0
39 *
40 * So, result is always: enable xor set2dis.
41 */
42static void clk_gate_endisable(struct clk_hw *hw, int enable)
9d9f78ed 43{
fbc42aab
VK
44 struct clk_gate *gate = to_clk_gate(hw);
45 int set = gate->flags & CLK_GATE_SET_TO_DISABLE ? 1 : 0;
7af47248 46 unsigned long uninitialized_var(flags);
fbc42aab
VK
47 u32 reg;
48
49 set ^= enable;
9d9f78ed
MT
50
51 if (gate->lock)
52 spin_lock_irqsave(gate->lock, flags);
661e2180
SB
53 else
54 __acquire(gate->lock);
9d9f78ed 55
04577994
HZ
56 if (gate->flags & CLK_GATE_HIWORD_MASK) {
57 reg = BIT(gate->bit_idx + 16);
58 if (set)
59 reg |= BIT(gate->bit_idx);
60 } else {
aa514ce3 61 reg = clk_readl(gate->reg);
04577994
HZ
62
63 if (set)
64 reg |= BIT(gate->bit_idx);
65 else
66 reg &= ~BIT(gate->bit_idx);
67 }
9d9f78ed 68
aa514ce3 69 clk_writel(reg, gate->reg);
9d9f78ed
MT
70
71 if (gate->lock)
72 spin_unlock_irqrestore(gate->lock, flags);
661e2180
SB
73 else
74 __release(gate->lock);
9d9f78ed
MT
75}
76
77static int clk_gate_enable(struct clk_hw *hw)
78{
fbc42aab 79 clk_gate_endisable(hw, 1);
9d9f78ed
MT
80
81 return 0;
82}
9d9f78ed
MT
83
84static void clk_gate_disable(struct clk_hw *hw)
85{
fbc42aab 86 clk_gate_endisable(hw, 0);
9d9f78ed 87}
9d9f78ed
MT
88
89static int clk_gate_is_enabled(struct clk_hw *hw)
90{
91 u32 reg;
92 struct clk_gate *gate = to_clk_gate(hw);
93
aa514ce3 94 reg = clk_readl(gate->reg);
9d9f78ed
MT
95
96 /* if a set bit disables this clk, flip it before masking */
97 if (gate->flags & CLK_GATE_SET_TO_DISABLE)
98 reg ^= BIT(gate->bit_idx);
99
100 reg &= BIT(gate->bit_idx);
101
102 return reg ? 1 : 0;
103}
9d9f78ed 104
822c250e 105const struct clk_ops clk_gate_ops = {
9d9f78ed
MT
106 .enable = clk_gate_enable,
107 .disable = clk_gate_disable,
108 .is_enabled = clk_gate_is_enabled,
109};
110EXPORT_SYMBOL_GPL(clk_gate_ops);
111
27d54591
MT
112/**
113 * clk_register_gate - register a gate clock with the clock framework
114 * @dev: device that is registering this clock
115 * @name: name of this clock
116 * @parent_name: name of this clock's parent
117 * @flags: framework-specific flags for this clock
118 * @reg: register address to control gating of this clock
119 * @bit_idx: which bit in the register controls gating of this clock
120 * @clk_gate_flags: gate-specific flags for this clock
121 * @lock: shared register lock for this clock
122 */
9d9f78ed
MT
123struct clk *clk_register_gate(struct device *dev, const char *name,
124 const char *parent_name, unsigned long flags,
125 void __iomem *reg, u8 bit_idx,
126 u8 clk_gate_flags, spinlock_t *lock)
127{
128 struct clk_gate *gate;
129 struct clk *clk;
0197b3ea 130 struct clk_init_data init;
9d9f78ed 131
04577994 132 if (clk_gate_flags & CLK_GATE_HIWORD_MASK) {
2e9dcdae 133 if (bit_idx > 15) {
04577994
HZ
134 pr_err("gate bit exceeds LOWORD field\n");
135 return ERR_PTR(-EINVAL);
136 }
137 }
138
27d54591 139 /* allocate the gate */
d122db7e
SB
140 gate = kzalloc(sizeof(*gate), GFP_KERNEL);
141 if (!gate)
27d54591 142 return ERR_PTR(-ENOMEM);
9d9f78ed 143
0197b3ea
SK
144 init.name = name;
145 init.ops = &clk_gate_ops;
f7d8caad 146 init.flags = flags | CLK_IS_BASIC;
0197b3ea
SK
147 init.parent_names = (parent_name ? &parent_name: NULL);
148 init.num_parents = (parent_name ? 1 : 0);
149
9d9f78ed
MT
150 /* struct clk_gate assignments */
151 gate->reg = reg;
152 gate->bit_idx = bit_idx;
153 gate->flags = clk_gate_flags;
154 gate->lock = lock;
0197b3ea 155 gate->hw.init = &init;
9d9f78ed 156
0197b3ea 157 clk = clk_register(dev, &gate->hw);
9d9f78ed 158
27d54591
MT
159 if (IS_ERR(clk))
160 kfree(gate);
161
162 return clk;
9d9f78ed 163}
5cfe10bb 164EXPORT_SYMBOL_GPL(clk_register_gate);
4e3c021f
KK
165
166void clk_unregister_gate(struct clk *clk)
167{
168 struct clk_gate *gate;
169 struct clk_hw *hw;
170
171 hw = __clk_get_hw(clk);
172 if (!hw)
173 return;
174
175 gate = to_clk_gate(hw);
176
177 clk_unregister(clk);
178 kfree(gate);
179}
180EXPORT_SYMBOL_GPL(clk_unregister_gate);