x86: Cleanup irq_domain ops
[linux-2.6-block.git] / arch / x86 / kernel / devicetree.c
CommitLineData
da6b737b
SAS
1/*
2 * Architecture specific OF callbacks.
3 */
4#include <linux/bootmem.h>
69c60c88 5#include <linux/export.h>
da6b737b 6#include <linux/io.h>
19c4f5f7 7#include <linux/interrupt.h>
da6b737b
SAS
8#include <linux/list.h>
9#include <linux/of.h>
10#include <linux/of_fdt.h>
3879a6f3 11#include <linux/of_address.h>
da6b737b 12#include <linux/of_platform.h>
96e0a079 13#include <linux/of_irq.h>
da6b737b 14#include <linux/slab.h>
96e0a079
SAS
15#include <linux/pci.h>
16#include <linux/of_pci.h>
977cb76d 17#include <linux/initrd.h>
da6b737b 18
f7a0c786 19#include <asm/irqdomain.h>
ffb9fc68 20#include <asm/hpet.h>
3879a6f3 21#include <asm/apic.h>
96e0a079 22#include <asm/pci_x86.h>
ba904f06 23#include <asm/setup.h>
95d76acc 24#include <asm/i8259.h>
19c4f5f7 25
3879a6f3 26__initdata u64 initial_dtb;
da6b737b 27char __initdata cmd_line[COMMAND_LINE_SIZE];
19c4f5f7 28
3879a6f3
SAS
29int __initdata of_ioapic;
30
da6b737b
SAS
31void __init early_init_dt_scan_chosen_arch(unsigned long node)
32{
33 BUG();
34}
35
36void __init early_init_dt_add_memory_arch(u64 base, u64 size)
37{
38 BUG();
39}
40
41void * __init early_init_dt_alloc_memory_arch(u64 size, u64 align)
42{
43 return __alloc_bootmem(size, align, __pa(MAX_DMA_ADDRESS));
44}
45
46void __init add_dtb(u64 data)
47{
3879a6f3
SAS
48 initial_dtb = data + offsetof(struct setup_data, data);
49}
50
9079b353
SAS
51/*
52 * CE4100 ids. Will be moved to machine_device_initcall() once we have it.
53 */
54static struct of_device_id __initdata ce4100_ids[] = {
55 { .compatible = "intel,ce4100-cp", },
56 { .compatible = "isa", },
57 { .compatible = "pci", },
58 {},
59};
60
61static int __init add_bus_probe(void)
62{
4a66b1d9 63 if (!of_have_populated_dt())
9079b353
SAS
64 return 0;
65
66 return of_platform_bus_probe(NULL, ce4100_ids, NULL);
67}
68module_init(add_bus_probe);
69
96e0a079 70#ifdef CONFIG_PCI
3d5fe5a6
BH
71struct device_node *pcibios_get_phb_of_node(struct pci_bus *bus)
72{
73 struct device_node *np;
74
75 for_each_node_by_type(np, "pci") {
76 const void *prop;
77 unsigned int bus_min;
78
79 prop = of_get_property(np, "bus-range", NULL);
80 if (!prop)
81 continue;
82 bus_min = be32_to_cpup(prop);
83 if (bus->number == bus_min)
84 return np;
85 }
86 return NULL;
87}
88
96e0a079
SAS
89static int x86_of_pci_irq_enable(struct pci_dev *dev)
90{
96e0a079
SAS
91 u32 virq;
92 int ret;
93 u8 pin;
94
95 ret = pci_read_config_byte(dev, PCI_INTERRUPT_PIN, &pin);
96 if (ret)
97 return ret;
98 if (!pin)
99 return 0;
100
16b84e5a 101 virq = of_irq_parse_and_map_pci(dev, 0, 0);
96e0a079
SAS
102 if (virq == 0)
103 return -EINVAL;
104 dev->irq = virq;
105 return 0;
106}
107
108static void x86_of_pci_irq_disable(struct pci_dev *dev)
109{
110}
111
148f9bb8 112void x86_of_pci_init(void)
96e0a079 113{
96e0a079
SAS
114 pcibios_enable_irq = x86_of_pci_irq_enable;
115 pcibios_disable_irq = x86_of_pci_irq_disable;
96e0a079
SAS
116}
117#endif
118
ffb9fc68
SAS
119static void __init dtb_setup_hpet(void)
120{
4a66b1d9 121#ifdef CONFIG_HPET_TIMER
ffb9fc68
SAS
122 struct device_node *dn;
123 struct resource r;
124 int ret;
125
126 dn = of_find_compatible_node(NULL, NULL, "intel,ce4100-hpet");
127 if (!dn)
128 return;
129 ret = of_address_to_resource(dn, 0, &r);
130 if (ret) {
131 WARN_ON(1);
132 return;
133 }
134 hpet_address = r.start;
4a66b1d9 135#endif
ffb9fc68
SAS
136}
137
3879a6f3
SAS
138static void __init dtb_lapic_setup(void)
139{
140#ifdef CONFIG_X86_LOCAL_APIC
a906fdaa
TG
141 struct device_node *dn;
142 struct resource r;
143 int ret;
144
145 dn = of_find_compatible_node(NULL, NULL, "intel,ce4100-lapic");
146 if (!dn)
3879a6f3
SAS
147 return;
148
a906fdaa
TG
149 ret = of_address_to_resource(dn, 0, &r);
150 if (WARN_ON(ret))
151 return;
152
153 /* Did the boot loader setup the local APIC ? */
154 if (!cpu_has_apic) {
155 if (apic_force_enable(r.start))
156 return;
157 }
3879a6f3
SAS
158 smp_found_config = 1;
159 pic_mode = 1;
a906fdaa 160 register_lapic_address(r.start);
3879a6f3 161 generic_processor_info(boot_cpu_physical_apicid,
a906fdaa 162 GET_APIC_VERSION(apic_read(APIC_LVR)));
3879a6f3
SAS
163#endif
164}
165
166#ifdef CONFIG_X86_IO_APIC
167static unsigned int ioapic_id;
168
bcc7c124
SAS
169struct of_ioapic_type {
170 u32 out_type;
171 u32 trigger;
172 u32 polarity;
173};
174
175static struct of_ioapic_type of_ioapic_type[] =
176{
177 {
178 .out_type = IRQ_TYPE_EDGE_RISING,
179 .trigger = IOAPIC_EDGE,
180 .polarity = 1,
181 },
182 {
183 .out_type = IRQ_TYPE_LEVEL_LOW,
184 .trigger = IOAPIC_LEVEL,
185 .polarity = 0,
186 },
187 {
188 .out_type = IRQ_TYPE_LEVEL_HIGH,
189 .trigger = IOAPIC_LEVEL,
190 .polarity = 1,
191 },
192 {
193 .out_type = IRQ_TYPE_EDGE_FALLING,
194 .trigger = IOAPIC_EDGE,
195 .polarity = 0,
196 },
197};
198
d32932d0
JL
199static int dt_irqdomain_alloc(struct irq_domain *domain, unsigned int virq,
200 unsigned int nr_irqs, void *arg)
bcc7c124 201{
d32932d0 202 struct of_phandle_args *irq_data = (void *)arg;
bcc7c124 203 struct of_ioapic_type *it;
d32932d0 204 struct irq_alloc_info tmp;
bcc7c124 205
d32932d0 206 if (WARN_ON(irq_data->args_count < 2))
bcc7c124 207 return -EINVAL;
d32932d0 208 if (irq_data->args[1] >= ARRAY_SIZE(of_ioapic_type))
bcc7c124
SAS
209 return -EINVAL;
210
d32932d0
JL
211 it = &of_ioapic_type[irq_data->args[1]];
212 ioapic_set_alloc_attr(&tmp, NUMA_NO_NODE, it->trigger, it->polarity);
213 tmp.ioapic_id = mpc_ioapic_id(mp_irqdomain_ioapic_idx(domain));
214 tmp.ioapic_pin = irq_data->args[0];
bcc7c124 215
d32932d0 216 return mp_irqdomain_alloc(domain, virq, nr_irqs, &tmp);
bcc7c124
SAS
217}
218
f7a0c786
TG
219static const struct irq_domain_ops ioapic_irq_domain_ops = {
220 .alloc = dt_irqdomain_alloc,
221 .free = mp_irqdomain_free,
222 .activate = mp_irqdomain_activate,
223 .deactivate = mp_irqdomain_deactivate,
b4e51854
GL
224};
225
facd8fdb 226static void __init dtb_add_ioapic(struct device_node *dn)
ece3234a 227{
facd8fdb 228 struct resource r;
ece3234a 229 int ret;
facd8fdb
JL
230 struct ioapic_domain_cfg cfg = {
231 .type = IOAPIC_DOMAIN_DYNAMIC,
232 .ops = &ioapic_irq_domain_ops,
233 .dev = dn,
234 };
235
236 ret = of_address_to_resource(dn, 0, &r);
237 if (ret) {
238 printk(KERN_ERR "Can't obtain address from node %s.\n",
239 dn->full_name);
240 return;
ece3234a 241 }
facd8fdb 242 mp_register_ioapic(++ioapic_id, r.start, gsi_top, &cfg);
ece3234a
SAS
243}
244
facd8fdb 245static void __init dtb_ioapic_setup(void)
bcc7c124 246{
facd8fdb 247 struct device_node *dn;
bcc7c124 248
facd8fdb
JL
249 for_each_compatible_node(dn, NULL, "intel,ce4100-ioapic")
250 dtb_add_ioapic(dn);
251
252 if (nr_ioapics) {
253 of_ioapic = 1;
bcc7c124
SAS
254 return;
255 }
facd8fdb
JL
256 printk(KERN_ERR "Error: No information about IO-APIC in OF.\n");
257}
258#else
259static void __init dtb_ioapic_setup(void) {}
260#endif
bcc7c124 261
facd8fdb
JL
262static void __init dtb_apic_setup(void)
263{
264 dtb_lapic_setup();
265 dtb_ioapic_setup();
bcc7c124
SAS
266}
267
facd8fdb
JL
268#ifdef CONFIG_OF_FLATTREE
269static void __init x86_flattree_get_config(void)
bcc7c124 270{
facd8fdb
JL
271 u32 size, map_len;
272 void *dt;
bcc7c124 273
facd8fdb 274 if (!initial_dtb)
bcc7c124
SAS
275 return;
276
facd8fdb
JL
277 map_len = max(PAGE_SIZE - (initial_dtb & ~PAGE_MASK), (u64)128);
278
279 initial_boot_params = dt = early_memremap(initial_dtb, map_len);
280 size = of_get_flat_dt_size();
281 if (map_len < size) {
8d4a40bc 282 early_memunmap(dt, map_len);
facd8fdb
JL
283 initial_boot_params = dt = early_memremap(initial_dtb, size);
284 map_len = size;
bcc7c124 285 }
facd8fdb
JL
286
287 unflatten_and_copy_device_tree();
8d4a40bc 288 early_memunmap(dt, map_len);
bcc7c124
SAS
289}
290#else
facd8fdb 291static inline void x86_flattree_get_config(void) { }
bcc7c124 292#endif
facd8fdb
JL
293
294void __init x86_dtb_init(void)
295{
296 x86_flattree_get_config();
297
298 if (!of_have_populated_dt())
299 return;
300
301 dtb_setup_hpet();
302 dtb_apic_setup();
303}