projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
x86/irq: Implement callbacks to enable hierarchical irqdomains on IOAPICs
[linux-2.6-block.git] / arch / x86 / kernel / apic / vector.c
CommitLineData
74afab7a
JL		 1/*
2 * Local APIC related interfaces to support IOAPIC, MSI, HT_IRQ etc.
3 *
4 * Copyright (C) 1997, 1998, 1999, 2000, 2009 Ingo Molnar, Hajnalka Szabo
5 * Moved from arch/x86/kernel/apic/io_apic.c.
b5dc8e6c
JL		 6 * Jiang Liu <jiang.liu@linux.intel.com>
7 * Enable support of hierarchical irqdomains
74afab7a
JL		 8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 */
13#include <linux/interrupt.h>
14#include <linux/init.h>
15#include <linux/compiler.h>
16#include <linux/irqdomain.h>
17#include <linux/slab.h>
18#include <asm/hw_irq.h>
19#include <asm/apic.h>
20#include <asm/i8259.h>
21#include <asm/desc.h>
22#include <asm/irq_remapping.h>
23
b5dc8e6c 24struct irq_domain *x86_vector_domain;
74afab7a 25static DEFINE_RAW_SPINLOCK(vector_lock);
b5dc8e6c 26static struct irq_chip lapic_controller;
74afab7a
JL		 27
28void lock_vector_lock(void)
29{
30 /* Used to the online set of cpus does not change
31 * during assign_irq_vector.
32 */
33 raw_spin_lock(&vector_lock);
34}
35
36void unlock_vector_lock(void)
37{
38 raw_spin_unlock(&vector_lock);
39}
40
41struct irq_cfg *irq_cfg(unsigned int irq)
42{
b5dc8e6c 43 return irqd_cfg(irq_get_irq_data(irq));
74afab7a
JL		 44}
45
46struct irq_cfg *irqd_cfg(struct irq_data *irq_data)
47{
b5dc8e6c
JL		 48 if (!irq_data)
49 return NULL;
50
51 while (irq_data->parent_data)
52 irq_data = irq_data->parent_data;
53
74afab7a
JL		 54 return irq_data->chip_data;
55}
56
b5dc8e6c 57static struct irq_cfg *alloc_irq_cfg(int node)
74afab7a
JL		 58{
59 struct irq_cfg *cfg;
60
61 cfg = kzalloc_node(sizeof(*cfg), GFP_KERNEL, node);
62 if (!cfg)
63 return NULL;
64 if (!zalloc_cpumask_var_node(&cfg->domain, GFP_KERNEL, node))
65 goto out_cfg;
66 if (!zalloc_cpumask_var_node(&cfg->old_domain, GFP_KERNEL, node))
67 goto out_domain;
68#ifdef CONFIG_X86_IO_APIC
69 INIT_LIST_HEAD(&cfg->irq_2_pin);
70#endif
71 return cfg;
72out_domain:
73 free_cpumask_var(cfg->domain);
74out_cfg:
75 kfree(cfg);
76 return NULL;
77}
78
79struct irq_cfg *alloc_irq_and_cfg_at(unsigned int at, int node)
80{
81 int res = irq_alloc_desc_at(at, node);
82 struct irq_cfg *cfg;
83
84 if (res < 0) {
85 if (res != -EEXIST)
86 return NULL;
87 cfg = irq_cfg(at);
88 if (cfg)
89 return cfg;
90 }
91
b5dc8e6c 92 cfg = alloc_irq_cfg(node);
74afab7a
JL		 93 if (cfg)
94 irq_set_chip_data(at, cfg);
95 else
96 irq_free_desc(at);
97 return cfg;
98}
99
b5dc8e6c 100static void free_irq_cfg(struct irq_cfg *cfg)
74afab7a 101{
b5dc8e6c
JL		 102 if (cfg) {
103 free_cpumask_var(cfg->domain);
104 free_cpumask_var(cfg->old_domain);
105 kfree(cfg);
106 }
74afab7a
JL		 107}
108
109static int
110__assign_irq_vector(int irq, struct irq_cfg *cfg, const struct cpumask *mask)
111{
112 /*
113 * NOTE! The local APIC isn't very good at handling
114 * multiple interrupts at the same interrupt level.
115 * As the interrupt level is determined by taking the
116 * vector number and shifting that right by 4, we
117 * want to spread these out a bit so that they don't
118 * all fall in the same interrupt level.
119 *
120 * Also, we've got to be careful not to trash gate
121 * 0x80, because int 0x80 is hm, kind of importantish. ;)
122 */
123 static int current_vector = FIRST_EXTERNAL_VECTOR + VECTOR_OFFSET_START;
124 static int current_offset = VECTOR_OFFSET_START % 16;
125 int cpu, err;
126 cpumask_var_t tmp_mask;
127
128 if (cfg->move_in_progress)
129 return -EBUSY;
130
131 if (!alloc_cpumask_var(&tmp_mask, GFP_ATOMIC))
132 return -ENOMEM;
133
134 /* Only try and allocate irqs on cpus that are present */
135 err = -ENOSPC;
136 cpumask_clear(cfg->old_domain);
137 cpu = cpumask_first_and(mask, cpu_online_mask);
138 while (cpu < nr_cpu_ids) {
139 int new_cpu, vector, offset;
140
141 apic->vector_allocation_domain(cpu, tmp_mask, mask);
142
143 if (cpumask_subset(tmp_mask, cfg->domain)) {
144 err = 0;
145 if (cpumask_equal(tmp_mask, cfg->domain))
146 break;
147 /*
148 * New cpumask using the vector is a proper subset of
149 * the current in use mask. So cleanup the vector
150 * allocation for the members that are not used anymore.
151 */
152 cpumask_andnot(cfg->old_domain, cfg->domain, tmp_mask);
153 cfg->move_in_progress =
154 cpumask_intersects(cfg->old_domain, cpu_online_mask);
155 cpumask_and(cfg->domain, cfg->domain, tmp_mask);
156 break;
157 }
158
159 vector = current_vector;
160 offset = current_offset;
161next:
162 vector += 16;
163 if (vector >= first_system_vector) {
164 offset = (offset + 1) % 16;
165 vector = FIRST_EXTERNAL_VECTOR + offset;
166 }
167
168 if (unlikely(current_vector == vector)) {
169 cpumask_or(cfg->old_domain, cfg->old_domain, tmp_mask);
170 cpumask_andnot(tmp_mask, mask, cfg->old_domain);
171 cpu = cpumask_first_and(tmp_mask, cpu_online_mask);
172 continue;
173 }
174
175 if (test_bit(vector, used_vectors))
176 goto next;
177
178 for_each_cpu_and(new_cpu, tmp_mask, cpu_online_mask) {
179 if (per_cpu(vector_irq, new_cpu)[vector] >
180 VECTOR_UNDEFINED)
181 goto next;
182 }
183 /* Found one! */
184 current_vector = vector;
185 current_offset = offset;
186 if (cfg->vector) {
187 cpumask_copy(cfg->old_domain, cfg->domain);
188 cfg->move_in_progress =
189 cpumask_intersects(cfg->old_domain, cpu_online_mask);
190 }
191 for_each_cpu_and(new_cpu, tmp_mask, cpu_online_mask)
192 per_cpu(vector_irq, new_cpu)[vector] = irq;
193 cfg->vector = vector;
194 cpumask_copy(cfg->domain, tmp_mask);
195 err = 0;
196 break;
197 }
198 free_cpumask_var(tmp_mask);
199
5f0052f9
JL		 200 if (!err) {
201 /* cache destination APIC IDs into cfg->dest_apicid */
202 err = apic->cpu_mask_to_apicid_and(mask, cfg->domain,
203 &cfg->dest_apicid);
204 }
205
74afab7a
JL		 206 return err;
207}
208
209int assign_irq_vector(int irq, struct irq_cfg *cfg, const struct cpumask *mask)
210{
211 int err;
212 unsigned long flags;
213
214 raw_spin_lock_irqsave(&vector_lock, flags);
215 err = __assign_irq_vector(irq, cfg, mask);
216 raw_spin_unlock_irqrestore(&vector_lock, flags);
217 return err;
218}
219
220void clear_irq_vector(int irq, struct irq_cfg *cfg)
221{
222 int cpu, vector;
223 unsigned long flags;
224
225 raw_spin_lock_irqsave(&vector_lock, flags);
226 BUG_ON(!cfg->vector);
227
228 vector = cfg->vector;
229 for_each_cpu_and(cpu, cfg->domain, cpu_online_mask)
230 per_cpu(vector_irq, cpu)[vector] = VECTOR_UNDEFINED;
231
232 cfg->vector = 0;
233 cpumask_clear(cfg->domain);
234
235 if (likely(!cfg->move_in_progress)) {
236 raw_spin_unlock_irqrestore(&vector_lock, flags);
237 return;
238 }
239
240 for_each_cpu_and(cpu, cfg->old_domain, cpu_online_mask) {
241 for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS;
242 vector++) {
243 if (per_cpu(vector_irq, cpu)[vector] != irq)
244 continue;
245 per_cpu(vector_irq, cpu)[vector] = VECTOR_UNDEFINED;
246 break;
247 }
248 }
249 cfg->move_in_progress = 0;
250 raw_spin_unlock_irqrestore(&vector_lock, flags);
251}
252
b5dc8e6c
JL		 253void init_irq_alloc_info(struct irq_alloc_info *info,
254 const struct cpumask *mask)
255{
256 memset(info, 0, sizeof(*info));
257 info->mask = mask;
258}
259
260void copy_irq_alloc_info(struct irq_alloc_info *dst, struct irq_alloc_info *src)
261{
262 if (src)
263 *dst = *src;
264 else
265 memset(dst, 0, sizeof(*dst));
266}
267
268static inline const struct cpumask *
269irq_alloc_info_get_mask(struct irq_alloc_info *info)
270{
271 return (!info || !info->mask) ? apic->target_cpus() : info->mask;
272}
273
274static void x86_vector_free_irqs(struct irq_domain *domain,
275 unsigned int virq, unsigned int nr_irqs)
276{
277 struct irq_data *irq_data;
278 int i;
279
280 for (i = 0; i < nr_irqs; i++) {
281 irq_data = irq_domain_get_irq_data(x86_vector_domain, virq + i);
282 if (irq_data && irq_data->chip_data) {
283 free_remapped_irq(virq);
284 clear_irq_vector(virq + i, irq_data->chip_data);
285 free_irq_cfg(irq_data->chip_data);
286 irq_domain_reset_irq_data(irq_data);
287 }
288 }
289}
290
291static int x86_vector_alloc_irqs(struct irq_domain *domain, unsigned int virq,
292 unsigned int nr_irqs, void *arg)
293{
294 struct irq_alloc_info *info = arg;
295 const struct cpumask *mask;
296 struct irq_data *irq_data;
297 struct irq_cfg *cfg;
298 int i, err;
299
300 if (disable_apic)
301 return -ENXIO;
302
303 /* Currently vector allocator can't guarantee contiguous allocations */
304 if ((info->flags & X86_IRQ_ALLOC_CONTIGUOUS_VECTORS) && nr_irqs > 1)
305 return -ENOSYS;
306
307 mask = irq_alloc_info_get_mask(info);
308 for (i = 0; i < nr_irqs; i++) {
309 irq_data = irq_domain_get_irq_data(domain, virq + i);
310 BUG_ON(!irq_data);
311 cfg = alloc_irq_cfg(irq_data->node);
312 if (!cfg) {
313 err = -ENOMEM;
314 goto error;
315 }
316
317 irq_data->chip = &lapic_controller;
318 irq_data->chip_data = cfg;
319 irq_data->hwirq = virq + i;
320 err = assign_irq_vector(virq, cfg, mask);
321 if (err)
322 goto error;
323 }
324
325 return 0;
326
327error:
328 x86_vector_free_irqs(domain, virq, i + 1);
329 return err;
330}
331
332static struct irq_domain_ops x86_vector_domain_ops = {
333 .alloc = x86_vector_alloc_irqs,
334 .free = x86_vector_free_irqs,
335};
336
11d686e9
JL		 337int __init arch_probe_nr_irqs(void)
338{
339 int nr;
340
341 if (nr_irqs > (NR_VECTORS * nr_cpu_ids))
342 nr_irqs = NR_VECTORS * nr_cpu_ids;
343
344 nr = (gsi_top + nr_legacy_irqs()) + 8 * nr_cpu_ids;
345#if defined(CONFIG_PCI_MSI) || defined(CONFIG_HT_IRQ)
346 /*
347 * for MSI and HT dyn irq
348 */
349 if (gsi_top <= NR_IRQS_LEGACY)
350 nr += 8 * nr_cpu_ids;
351 else
352 nr += gsi_top * 16;
353#endif
354 if (nr < nr_irqs)
355 nr_irqs = nr;
356
357 return nr_legacy_irqs();
358}
359
360int __init arch_early_irq_init(void)
361{
b5dc8e6c
JL		 362 x86_vector_domain = irq_domain_add_tree(NULL, &x86_vector_domain_ops,
363 NULL);
364 BUG_ON(x86_vector_domain == NULL);
365 irq_set_default_host(x86_vector_domain);
366
52f518a3 367 arch_init_msi_domain(x86_vector_domain);
49e07d8f 368 arch_init_htirq_domain(x86_vector_domain);
52f518a3 369
11d686e9
JL		 370 return arch_early_ioapic_init();
371}
372
74afab7a
JL		 373static void __setup_vector_irq(int cpu)
374{
375 /* Initialize vector_irq on a new cpu */
376 int irq, vector;
377 struct irq_cfg *cfg;
378
379 /*
380 * vector_lock will make sure that we don't run into irq vector
381 * assignments that might be happening on another cpu in parallel,
382 * while we setup our initial vector to irq mappings.
383 */
384 raw_spin_lock(&vector_lock);
385 /* Mark the inuse vectors */
386 for_each_active_irq(irq) {
387 cfg = irq_cfg(irq);
388 if (!cfg)
389 continue;
390
391 if (!cpumask_test_cpu(cpu, cfg->domain))
392 continue;
393 vector = cfg->vector;
394 per_cpu(vector_irq, cpu)[vector] = irq;
395 }
396 /* Mark the free vectors */
397 for (vector = 0; vector < NR_VECTORS; ++vector) {
398 irq = per_cpu(vector_irq, cpu)[vector];
399 if (irq <= VECTOR_UNDEFINED)
400 continue;
401
402 cfg = irq_cfg(irq);
403 if (!cpumask_test_cpu(cpu, cfg->domain))
404 per_cpu(vector_irq, cpu)[vector] = VECTOR_UNDEFINED;
405 }
406 raw_spin_unlock(&vector_lock);
407}
408
409/*
410 * Setup the vector to irq mappings.
411 */
412void setup_vector_irq(int cpu)
413{
414 int irq;
415
416 /*
417 * On most of the platforms, legacy PIC delivers the interrupts on the
418 * boot cpu. But there are certain platforms where PIC interrupts are
419 * delivered to multiple cpu's. If the legacy IRQ is handled by the
420 * legacy PIC, for the new cpu that is coming online, setup the static
421 * legacy vector to irq mapping:
422 */
423 for (irq = 0; irq < nr_legacy_irqs(); irq++)
424 per_cpu(vector_irq, cpu)[IRQ0_VECTOR + irq] = irq;
425
426 __setup_vector_irq(cpu);
427}
428
429int apic_retrigger_irq(struct irq_data *data)
430{
a9786091 431 struct irq_cfg *cfg = irqd_cfg(data);
74afab7a
JL		 432 unsigned long flags;
433 int cpu;
434
435 raw_spin_lock_irqsave(&vector_lock, flags);
436 cpu = cpumask_first_and(cfg->domain, cpu_online_mask);
437 apic->send_IPI_mask(cpumask_of(cpu), cfg->vector);
438 raw_spin_unlock_irqrestore(&vector_lock, flags);
439
440 return 1;
441}
442
443void apic_ack_edge(struct irq_data *data)
444{
a9786091 445 irq_complete_move(irqd_cfg(data));
74afab7a
JL		 446 irq_move_irq(data);
447 ack_APIC_irq();
448}
449
450/*
451 * Either sets data->affinity to a valid value, and returns
452 * ->cpu_mask_to_apicid of that in dest_id, or returns -1 and
453 * leaves data->affinity untouched.
454 */
455int apic_set_affinity(struct irq_data *data, const struct cpumask *mask,
456 unsigned int *dest_id)
457{
a9786091 458 struct irq_cfg *cfg = irqd_cfg(data);
74afab7a
JL		 459 unsigned int irq = data->irq;
460 int err;
461
462 if (!config_enabled(CONFIG_SMP))
463 return -EPERM;
464
465 if (!cpumask_intersects(mask, cpu_online_mask))
466 return -EINVAL;
467
468 err = assign_irq_vector(irq, cfg, mask);
469 if (err)
470 return err;
471
472 err = apic->cpu_mask_to_apicid_and(mask, cfg->domain, dest_id);
473 if (err) {
474 if (assign_irq_vector(irq, cfg, data->affinity))
475 pr_err("Failed to recover vector for irq %d\n", irq);
476 return err;
477 }
478
479 cpumask_copy(data->affinity, mask);
480
481 return 0;
482}
483
b5dc8e6c
JL		 484static int vector_set_affinity(struct irq_data *irq_data,
485 const struct cpumask *dest, bool force)
486{
487 struct irq_cfg *cfg = irq_data->chip_data;
488 int err, irq = irq_data->irq;
489
490 if (!config_enabled(CONFIG_SMP))
491 return -EPERM;
492
493 if (!cpumask_intersects(dest, cpu_online_mask))
494 return -EINVAL;
495
496 err = assign_irq_vector(irq, cfg, dest);
497 if (err) {
498 struct irq_data *top = irq_get_irq_data(irq);
499
500 if (assign_irq_vector(irq, cfg, top->affinity))
501 pr_err("Failed to recover vector for irq %d\n", irq);
502 return err;
503 }
504
505 return IRQ_SET_MASK_OK;
506}
507
508static struct irq_chip lapic_controller = {
509 .irq_ack = apic_ack_edge,
510 .irq_set_affinity = vector_set_affinity,
511 .irq_retrigger = apic_retrigger_irq,
512};
513
74afab7a
JL		 514#ifdef CONFIG_SMP
515void send_cleanup_vector(struct irq_cfg *cfg)
516{
517 cpumask_var_t cleanup_mask;
518
519 if (unlikely(!alloc_cpumask_var(&cleanup_mask, GFP_ATOMIC))) {
520 unsigned int i;
521
522 for_each_cpu_and(i, cfg->old_domain, cpu_online_mask)
523 apic->send_IPI_mask(cpumask_of(i),
524 IRQ_MOVE_CLEANUP_VECTOR);
525 } else {
526 cpumask_and(cleanup_mask, cfg->old_domain, cpu_online_mask);
527 apic->send_IPI_mask(cleanup_mask, IRQ_MOVE_CLEANUP_VECTOR);
528 free_cpumask_var(cleanup_mask);
529 }
530 cfg->move_in_progress = 0;
531}
532
533asmlinkage __visible void smp_irq_move_cleanup_interrupt(void)
534{
535 unsigned vector, me;
536
537 ack_APIC_irq();
538 irq_enter();
539 exit_idle();
540
541 me = smp_processor_id();
542 for (vector = FIRST_EXTERNAL_VECTOR; vector < NR_VECTORS; vector++) {
543 int irq;
544 unsigned int irr;
545 struct irq_desc *desc;
546 struct irq_cfg *cfg;
547
548 irq = __this_cpu_read(vector_irq[vector]);
549
550 if (irq <= VECTOR_UNDEFINED)
551 continue;
552
553 desc = irq_to_desc(irq);
554 if (!desc)
555 continue;
556
557 cfg = irq_cfg(irq);
558 if (!cfg)
559 continue;
560
561 raw_spin_lock(&desc->lock);
562
563 /*
564 * Check if the irq migration is in progress. If so, we
565 * haven't received the cleanup request yet for this irq.
566 */
567 if (cfg->move_in_progress)
568 goto unlock;
569
570 if (vector == cfg->vector && cpumask_test_cpu(me, cfg->domain))
571 goto unlock;
572
573 irr = apic_read(APIC_IRR + (vector / 32 * 0x10));
574 /*
575 * Check if the vector that needs to be cleanedup is
576 * registered at the cpu's IRR. If so, then this is not
577 * the best time to clean it up. Lets clean it up in the
578 * next attempt by sending another IRQ_MOVE_CLEANUP_VECTOR
579 * to myself.
580 */
581 if (irr & (1 << (vector % 32))) {
582 apic->send_IPI_self(IRQ_MOVE_CLEANUP_VECTOR);
583 goto unlock;
584 }
585 __this_cpu_write(vector_irq[vector], VECTOR_UNDEFINED);
586unlock:
587 raw_spin_unlock(&desc->lock);
588 }
589
590 irq_exit();
591}
592
593static void __irq_complete_move(struct irq_cfg *cfg, unsigned vector)
594{
595 unsigned me;
596
597 if (likely(!cfg->move_in_progress))
598 return;
599
600 me = smp_processor_id();
601
602 if (vector == cfg->vector && cpumask_test_cpu(me, cfg->domain))
603 send_cleanup_vector(cfg);
604}
605
606void irq_complete_move(struct irq_cfg *cfg)
607{
608 __irq_complete_move(cfg, ~get_irq_regs()->orig_ax);
609}
610
611void irq_force_complete_move(int irq)
612{
613 struct irq_cfg *cfg = irq_cfg(irq);
614
615 if (!cfg)
616 return;
617
618 __irq_complete_move(cfg, cfg->vector);
619}
74afab7a
JL		 620#endif
621
622/*
623 * Dynamic irq allocate and deallocation. Should be replaced by irq domains!
624 */
625int arch_setup_hwirq(unsigned int irq, int node)
626{
627 struct irq_cfg *cfg;
628 unsigned long flags;
629 int ret;
630
b5dc8e6c 631 cfg = alloc_irq_cfg(node);
74afab7a
JL		 632 if (!cfg)
633 return -ENOMEM;
634
635 raw_spin_lock_irqsave(&vector_lock, flags);
636 ret = __assign_irq_vector(irq, cfg, apic->target_cpus());
637 raw_spin_unlock_irqrestore(&vector_lock, flags);
638
639 if (!ret)
640 irq_set_chip_data(irq, cfg);
641 else
b5dc8e6c 642 free_irq_cfg(cfg);
74afab7a
JL		 643 return ret;
644}
645
646void arch_teardown_hwirq(unsigned int irq)
647{
648 struct irq_cfg *cfg = irq_cfg(irq);
649
650 free_remapped_irq(irq);
651 clear_irq_vector(irq, cfg);
b5dc8e6c
JL		 652 irq_set_chip_data(irq, NULL);
653 free_irq_cfg(cfg);
74afab7a
JL		 654}
655
656static void __init print_APIC_field(int base)
657{
658 int i;
659
660 printk(KERN_DEBUG);
661
662 for (i = 0; i < 8; i++)
663 pr_cont("%08x", apic_read(base + i*0x10));
664
665 pr_cont("\n");
666}
667
668static void __init print_local_APIC(void *dummy)
669{
670 unsigned int i, v, ver, maxlvt;
671 u64 icr;
672
849d3569
JL		 673 pr_debug("printing local APIC contents on CPU#%d/%d:\n",
674 smp_processor_id(), hard_smp_processor_id());
74afab7a 675 v = apic_read(APIC_ID);
849d3569 676 pr_info("... APIC ID: %08x (%01x)\n", v, read_apic_id());
74afab7a 677 v = apic_read(APIC_LVR);
849d3569 678 pr_info("... APIC VERSION: %08x\n", v);
74afab7a
JL		 679 ver = GET_APIC_VERSION(v);
680 maxlvt = lapic_get_maxlvt();
681
682 v = apic_read(APIC_TASKPRI);
849d3569 683 pr_debug("... APIC TASKPRI: %08x (%02x)\n", v, v & APIC_TPRI_MASK);
74afab7a
JL		 684
685 /* !82489DX */
686 if (APIC_INTEGRATED(ver)) {
687 if (!APIC_XAPIC(ver)) {
688 v = apic_read(APIC_ARBPRI);
849d3569
JL		 689 pr_debug("... APIC ARBPRI: %08x (%02x)\n",
690 v, v & APIC_ARBPRI_MASK);
74afab7a
JL		 691 }
692 v = apic_read(APIC_PROCPRI);
849d3569 693 pr_debug("... APIC PROCPRI: %08x\n", v);
74afab7a
JL		 694 }
695
696 /*
697 * Remote read supported only in the 82489DX and local APIC for
698 * Pentium processors.
699 */
700 if (!APIC_INTEGRATED(ver) || maxlvt == 3) {
701 v = apic_read(APIC_RRR);
849d3569 702 pr_debug("... APIC RRR: %08x\n", v);
74afab7a
JL		 703 }
704
705 v = apic_read(APIC_LDR);
849d3569 706 pr_debug("... APIC LDR: %08x\n", v);
74afab7a
JL		 707 if (!x2apic_enabled()) {
708 v = apic_read(APIC_DFR);
849d3569 709 pr_debug("... APIC DFR: %08x\n", v);
74afab7a
JL		 710 }
711 v = apic_read(APIC_SPIV);
849d3569 712 pr_debug("... APIC SPIV: %08x\n", v);
74afab7a 713
849d3569 714 pr_debug("... APIC ISR field:\n");
74afab7a 715 print_APIC_field(APIC_ISR);
849d3569 716 pr_debug("... APIC TMR field:\n");
74afab7a 717 print_APIC_field(APIC_TMR);
849d3569 718 pr_debug("... APIC IRR field:\n");
74afab7a
JL		 719 print_APIC_field(APIC_IRR);
720
721 /* !82489DX */
722 if (APIC_INTEGRATED(ver)) {
723 /* Due to the Pentium erratum 3AP. */
724 if (maxlvt > 3)
725 apic_write(APIC_ESR, 0);
726
727 v = apic_read(APIC_ESR);
849d3569 728 pr_debug("... APIC ESR: %08x\n", v);
74afab7a
JL		 729 }
730
731 icr = apic_icr_read();
849d3569
JL		 732 pr_debug("... APIC ICR: %08x\n", (u32)icr);
733 pr_debug("... APIC ICR2: %08x\n", (u32)(icr >> 32));
74afab7a
JL		 734
735 v = apic_read(APIC_LVTT);
849d3569 736 pr_debug("... APIC LVTT: %08x\n", v);
74afab7a
JL		 737
738 if (maxlvt > 3) {
739 /* PC is LVT#4. */
740 v = apic_read(APIC_LVTPC);
849d3569 741 pr_debug("... APIC LVTPC: %08x\n", v);
74afab7a
JL		 742 }
743 v = apic_read(APIC_LVT0);
849d3569 744 pr_debug("... APIC LVT0: %08x\n", v);
74afab7a 745 v = apic_read(APIC_LVT1);
849d3569 746 pr_debug("... APIC LVT1: %08x\n", v);
74afab7a
JL		 747
748 if (maxlvt > 2) {
749 /* ERR is LVT#3. */
750 v = apic_read(APIC_LVTERR);
849d3569 751 pr_debug("... APIC LVTERR: %08x\n", v);
74afab7a
JL		 752 }
753
754 v = apic_read(APIC_TMICT);
849d3569 755 pr_debug("... APIC TMICT: %08x\n", v);
74afab7a 756 v = apic_read(APIC_TMCCT);
849d3569 757 pr_debug("... APIC TMCCT: %08x\n", v);
74afab7a 758 v = apic_read(APIC_TDCR);
849d3569 759 pr_debug("... APIC TDCR: %08x\n", v);
74afab7a
JL		 760
761 if (boot_cpu_has(X86_FEATURE_EXTAPIC)) {
762 v = apic_read(APIC_EFEAT);
763 maxlvt = (v >> 16) & 0xff;
849d3569 764 pr_debug("... APIC EFEAT: %08x\n", v);
74afab7a 765 v = apic_read(APIC_ECTRL);
849d3569 766 pr_debug("... APIC ECTRL: %08x\n", v);
74afab7a
JL		 767 for (i = 0; i < maxlvt; i++) {
768 v = apic_read(APIC_EILVTn(i));
849d3569 769 pr_debug("... APIC EILVT%d: %08x\n", i, v);
74afab7a
JL		 770 }
771 }
772 pr_cont("\n");
773}
774
775static void __init print_local_APICs(int maxcpu)
776{
777 int cpu;
778
779 if (!maxcpu)
780 return;
781
782 preempt_disable();
783 for_each_online_cpu(cpu) {
784 if (cpu >= maxcpu)
785 break;
786 smp_call_function_single(cpu, print_local_APIC, NULL, 1);
787 }
788 preempt_enable();
789}
790
791static void __init print_PIC(void)
792{
793 unsigned int v;
794 unsigned long flags;
795
796 if (!nr_legacy_irqs())
797 return;
798
849d3569 799 pr_debug("\nprinting PIC contents\n");
74afab7a
JL		 800
801 raw_spin_lock_irqsave(&i8259A_lock, flags);
802
803 v = inb(0xa1) << 8 | inb(0x21);
849d3569 804 pr_debug("... PIC IMR: %04x\n", v);
74afab7a
JL		 805
806 v = inb(0xa0) << 8 | inb(0x20);
849d3569 807 pr_debug("... PIC IRR: %04x\n", v);
74afab7a
JL		 808
809 outb(0x0b, 0xa0);
810 outb(0x0b, 0x20);
811 v = inb(0xa0) << 8 | inb(0x20);
812 outb(0x0a, 0xa0);
813 outb(0x0a, 0x20);
814
815 raw_spin_unlock_irqrestore(&i8259A_lock, flags);
816
849d3569 817 pr_debug("... PIC ISR: %04x\n", v);
74afab7a
JL		 818
819 v = inb(0x4d1) << 8 | inb(0x4d0);
849d3569 820 pr_debug("... PIC ELCR: %04x\n", v);
74afab7a
JL		 821}
822
823static int show_lapic __initdata = 1;
824static __init int setup_show_lapic(char *arg)
825{
826 int num = -1;
827
828 if (strcmp(arg, "all") == 0) {
829 show_lapic = CONFIG_NR_CPUS;
830 } else {
831 get_option(&arg, &num);
832 if (num >= 0)
833 show_lapic = num;
834 }
835
836 return 1;
837}
838__setup("show_lapic=", setup_show_lapic);
839
840static int __init print_ICs(void)
841{
842 if (apic_verbosity == APIC_QUIET)
843 return 0;
844
845 print_PIC();
846
847 /* don't print out if apic is not there */
848 if (!cpu_has_apic && !apic_from_smp_config())
849 return 0;
850
851 print_local_APICs(show_lapic);
852 print_IO_APICs();
853
854 return 0;
855}
856
857late_initcall(print_ICs);
Linux 6.x block layer and io_uring tree(s)