Merge branch 'for-next' of git://git.kernel.org/pub/scm/linux/kernel/git/j.anaszewski...
[linux-2.6-block.git] / arch / x86 / include / asm / smp.h
CommitLineData
1965aae3
PA
1#ifndef _ASM_X86_SMP_H
2#define _ASM_X86_SMP_H
c27cfeff 3#ifndef __ASSEMBLY__
53ebef49 4#include <linux/cpumask.h>
7e1efc0c 5#include <asm/percpu.h>
53ebef49 6
b23dab08
GC
7/*
8 * We need the APIC definitions automatically as part of 'smp.h'
9 */
10#ifdef CONFIG_X86_LOCAL_APIC
11# include <asm/mpspec.h>
12# include <asm/apic.h>
13# ifdef CONFIG_X86_IO_APIC
14# include <asm/io_apic.h>
15# endif
16#endif
b23dab08 17#include <asm/thread_info.h>
fb8fd077 18#include <asm/cpumask.h>
b23dab08 19
53ebef49
GC
20extern int smp_num_siblings;
21extern unsigned int num_processors;
c27cfeff 22
0816b0f0
VZ
23DECLARE_PER_CPU_READ_MOSTLY(cpumask_var_t, cpu_sibling_map);
24DECLARE_PER_CPU_READ_MOSTLY(cpumask_var_t, cpu_core_map);
b3d7336d 25/* cpus sharing the last level cache: */
0816b0f0
VZ
26DECLARE_PER_CPU_READ_MOSTLY(cpumask_var_t, cpu_llc_shared_map);
27DECLARE_PER_CPU_READ_MOSTLY(u16, cpu_llc_id);
28DECLARE_PER_CPU_READ_MOSTLY(int, cpu_number);
23ca4bba 29
b3d7336d
YL
30static inline struct cpumask *cpu_llc_shared_mask(int cpu)
31{
32 return per_cpu(cpu_llc_shared_map, cpu);
33}
34
0816b0f0
VZ
35DECLARE_EARLY_PER_CPU_READ_MOSTLY(u16, x86_cpu_to_apicid);
36DECLARE_EARLY_PER_CPU_READ_MOSTLY(u16, x86_bios_cpu_apicid);
4e62445b 37#if defined(CONFIG_X86_LOCAL_APIC) && defined(CONFIG_X86_32)
0816b0f0 38DECLARE_EARLY_PER_CPU_READ_MOSTLY(int, x86_cpu_to_logical_apicid);
4c321ff8 39#endif
7e1efc0c 40
9d97d0da 41/* Static state in head.S used to set up a CPU */
11d4c3f9 42extern unsigned long stack_start; /* Initial stack pointer address */
9d97d0da 43
8239c25f
TG
44struct task_struct;
45
16694024
GC
46struct smp_ops {
47 void (*smp_prepare_boot_cpu)(void);
48 void (*smp_prepare_cpus)(unsigned max_cpus);
16694024
GC
49 void (*smp_cpus_done)(unsigned max_cpus);
50
76fac077 51 void (*stop_other_cpus)(int wait);
16694024 52 void (*smp_send_reschedule)(int cpu);
3b16cf87 53
5cdaf183 54 int (*cpu_up)(unsigned cpu, struct task_struct *tidle);
93be71b6
AN
55 int (*cpu_disable)(void);
56 void (*cpu_die)(unsigned int cpu);
57 void (*play_dead)(void);
58
bcda016e 59 void (*send_call_func_ipi)(const struct cpumask *mask);
3b16cf87 60 void (*send_call_func_single_ipi)(int cpu);
16694024
GC
61};
62
14522076
GC
63/* Globals due to paravirt */
64extern void set_cpu_sibling_map(int cpu);
65
c76cb368
GC
66#ifdef CONFIG_SMP
67extern struct smp_ops smp_ops;
8678969e 68
377d6984
GC
69static inline void smp_send_stop(void)
70{
76fac077
AK
71 smp_ops.stop_other_cpus(0);
72}
73
74static inline void stop_other_cpus(void)
75{
76 smp_ops.stop_other_cpus(1);
377d6984
GC
77}
78
1e3fac83
GC
79static inline void smp_prepare_boot_cpu(void)
80{
81 smp_ops.smp_prepare_boot_cpu();
82}
83
7557da67
GC
84static inline void smp_prepare_cpus(unsigned int max_cpus)
85{
86 smp_ops.smp_prepare_cpus(max_cpus);
87}
88
c5597649
GC
89static inline void smp_cpus_done(unsigned int max_cpus)
90{
91 smp_ops.smp_cpus_done(max_cpus);
92}
93
8239c25f 94static inline int __cpu_up(unsigned int cpu, struct task_struct *tidle)
71d19549 95{
5cdaf183 96 return smp_ops.cpu_up(cpu, tidle);
71d19549
GC
97}
98
93be71b6
AN
99static inline int __cpu_disable(void)
100{
101 return smp_ops.cpu_disable();
102}
103
104static inline void __cpu_die(unsigned int cpu)
105{
106 smp_ops.cpu_die(cpu);
107}
108
109static inline void play_dead(void)
110{
111 smp_ops.play_dead();
112}
113
8678969e
GC
114static inline void smp_send_reschedule(int cpu)
115{
116 smp_ops.smp_send_reschedule(cpu);
117}
64b1a21e 118
3b16cf87
JA
119static inline void arch_send_call_function_single_ipi(int cpu)
120{
121 smp_ops.send_call_func_single_ipi(cpu);
122}
123
b643deca 124static inline void arch_send_call_function_ipi_mask(const struct cpumask *mask)
64b1a21e 125{
b643deca 126 smp_ops.send_call_func_ipi(mask);
64b1a21e 127}
71d19549 128
8227dce7 129void cpu_disable_common(void);
1e3fac83 130void native_smp_prepare_boot_cpu(void);
7557da67 131void native_smp_prepare_cpus(unsigned int max_cpus);
c5597649 132void native_smp_cpus_done(unsigned int max_cpus);
3f85483b 133void common_cpu_up(unsigned int cpunum, struct task_struct *tidle);
5cdaf183 134int native_cpu_up(unsigned int cpunum, struct task_struct *tidle);
93be71b6 135int native_cpu_disable(void);
2a442c9c 136int common_cpu_die(unsigned int cpu);
93be71b6
AN
137void native_cpu_die(unsigned int cpu);
138void native_play_dead(void);
a21f5d88 139void play_dead_common(void);
a7b480e7
BP
140void wbinvd_on_cpu(int cpu);
141int wbinvd_on_all_cpus(void);
93be71b6 142
bcda016e 143void native_send_call_func_ipi(const struct cpumask *mask);
3b16cf87 144void native_send_call_func_single_ipi(int cpu);
7eb43a6d 145void x86_idle_thread_init(unsigned int cpu, struct task_struct *idle);
93b016f8 146
30106c17 147void smp_store_boot_cpu_info(void);
1d89a7f0 148void smp_store_cpu_info(int id);
c70dcb74 149#define cpu_physical_id(cpu) per_cpu(x86_cpu_to_apicid, cpu)
a9c057c1 150
a7b480e7
BP
151#else /* !CONFIG_SMP */
152#define wbinvd_on_cpu(cpu) wbinvd()
153static inline int wbinvd_on_all_cpus(void)
154{
155 wbinvd();
156 return 0;
157}
ee6825c8 158#define smp_num_siblings 1
14adf855 159#endif /* CONFIG_SMP */
a9c057c1 160
148f9bb8 161extern unsigned disabled_cpus;
2fe60147 162
a9c057c1
GC
163#ifdef CONFIG_X86_32_SMP
164/*
165 * This function is needed by all SMP systems. It must _always_ be valid
166 * from the initial startup. We map APIC_BASE very early in page_setup(),
167 * so this is correct in the x86 case.
168 */
c6ae41e7 169#define raw_smp_processor_id() (this_cpu_read(cpu_number))
a9c057c1
GC
170extern int safe_smp_processor_id(void);
171
172#elif defined(CONFIG_X86_64_SMP)
c6ae41e7 173#define raw_smp_processor_id() (this_cpu_read(cpu_number))
a9c057c1
GC
174
175#define stack_smp_processor_id() \
176({ \
177 struct thread_info *ti; \
178 __asm__("andq %%rsp,%0; ":"=r" (ti) : "0" (CURRENT_MASK)); \
179 ti->cpu; \
180})
181#define safe_smp_processor_id() smp_processor_id()
182
c76cb368 183#endif
16694024 184
1b000843
GC
185#ifdef CONFIG_X86_LOCAL_APIC
186
1b374e4d 187#ifndef CONFIG_X86_64
1b000843
GC
188static inline int logical_smp_processor_id(void)
189{
190 /* we don't want to mark this access volatile - bad code generation */
4797f6b0 191 return GET_APIC_LOGICAL_ID(apic_read(APIC_LDR));
1b000843
GC
192}
193
ac23d4ee
JS
194#endif
195
1b000843 196extern int hard_smp_processor_id(void);
1b000843
GC
197
198#else /* CONFIG_X86_LOCAL_APIC */
199
200# ifndef CONFIG_SMP
201# define hard_smp_processor_id() 0
202# endif
203
204#endif /* CONFIG_X86_LOCAL_APIC */
205
99e8b9ca
DZ
206#ifdef CONFIG_DEBUG_NMI_SELFTEST
207extern void nmi_selftest(void);
208#else
209#define nmi_selftest() do { } while (0)
210#endif
211
c27cfeff 212#endif /* __ASSEMBLY__ */
1965aae3 213#endif /* _ASM_X86_SMP_H */