License cleanup: add SPDX GPL-2.0 license identifier to files with no license
[linux-2.6-block.git] / arch / x86 / include / asm / microcode_intel.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
9cd4d78e
FY
2#ifndef _ASM_X86_MICROCODE_INTEL_H
3#define _ASM_X86_MICROCODE_INTEL_H
4
5#include <asm/microcode.h>
6
7struct microcode_header_intel {
8 unsigned int hdrver;
9 unsigned int rev;
10 unsigned int date;
11 unsigned int sig;
12 unsigned int cksum;
13 unsigned int ldrver;
14 unsigned int pf;
15 unsigned int datasize;
16 unsigned int totalsize;
17 unsigned int reserved[3];
18};
19
20struct microcode_intel {
21 struct microcode_header_intel hdr;
22 unsigned int bits[0];
23};
24
25/* microcode format is extended from prescott processors */
26struct extended_signature {
27 unsigned int sig;
28 unsigned int pf;
29 unsigned int cksum;
30};
31
32struct extended_sigtable {
33 unsigned int count;
34 unsigned int cksum;
35 unsigned int reserved[3];
36 struct extended_signature sigs[0];
37};
38
39#define DEFAULT_UCODE_DATASIZE (2000)
40#define MC_HEADER_SIZE (sizeof(struct microcode_header_intel))
41#define DEFAULT_UCODE_TOTALSIZE (DEFAULT_UCODE_DATASIZE + MC_HEADER_SIZE)
42#define EXT_HEADER_SIZE (sizeof(struct extended_sigtable))
43#define EXT_SIGNATURE_SIZE (sizeof(struct extended_signature))
9cd4d78e
FY
44
45#define get_totalsize(mc) \
ebc14ddc 46 (((struct microcode_intel *)mc)->hdr.datasize ? \
9cd4d78e
FY
47 ((struct microcode_intel *)mc)->hdr.totalsize : \
48 DEFAULT_UCODE_TOTALSIZE)
49
50#define get_datasize(mc) \
51 (((struct microcode_intel *)mc)->hdr.datasize ? \
52 ((struct microcode_intel *)mc)->hdr.datasize : DEFAULT_UCODE_DATASIZE)
53
9cd4d78e
FY
54#define exttable_size(et) ((et)->count * EXT_SIGNATURE_SIZE + EXT_HEADER_SIZE)
55
4167709b
BP
56static inline u32 intel_get_microcode_revision(void)
57{
58 u32 rev, dummy;
59
60 native_wrmsrl(MSR_IA32_UCODE_REV, 0);
61
62 /* As documented in the SDM: Do a CPUID 1 here */
63 native_cpuid_eax(1);
64
65 /* get the current revision from MSR 0x8B */
66 native_rdmsr(MSR_IA32_UCODE_REV, dummy, rev);
67
68 return rev;
69}
70
fe055896 71#ifdef CONFIG_MICROCODE_INTEL
9cd4d78e 72extern void __init load_ucode_intel_bsp(void);
148f9bb8 73extern void load_ucode_intel_ap(void);
9cd4d78e 74extern void show_ucode_info_early(void);
f2b3ee82 75extern int __init save_microcode_in_initrd_intel(void);
fbae4ba8 76void reload_ucode_intel(void);
9cd4d78e
FY
77#else
78static inline __init void load_ucode_intel_bsp(void) {}
148f9bb8 79static inline void load_ucode_intel_ap(void) {}
9cd4d78e 80static inline void show_ucode_info_early(void) {}
f2b3ee82 81static inline int __init save_microcode_in_initrd_intel(void) { return -EINVAL; }
fbae4ba8 82static inline void reload_ucode_intel(void) {}
9cd4d78e
FY
83#endif
84
9cd4d78e 85#endif /* _ASM_X86_MICROCODE_INTEL_H */