projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
kvm: rename pfn_t to kvm_pfn_t
[linux-2.6-block.git] / arch / powerpc / kvm / book3s.c
CommitLineData
2f4cf5e4
AG		 1/*
2 * Copyright (C) 2009. SUSE Linux Products GmbH. All rights reserved.
3 *
4 * Authors:
5 * Alexander Graf <agraf@suse.de>
6 * Kevin Wolf <mail@kevin-wolf.de>
7 *
8 * Description:
9 * This file is derived from arch/powerpc/kvm/44x.c,
10 * by Hollis Blanchard <hollisb@us.ibm.com>.
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License, version 2, as
14 * published by the Free Software Foundation.
15 */
16
17#include <linux/kvm_host.h>
18#include <linux/err.h>
66b15db6 19#include <linux/export.h>
329d20ba 20#include <linux/slab.h>
398a76c6
AG		 21#include <linux/module.h>
22#include <linux/miscdevice.h>
2f4cf5e4
AG		 23
24#include <asm/reg.h>
25#include <asm/cputable.h>
26#include <asm/cacheflush.h>
27#include <asm/tlbflush.h>
28#include <asm/uaccess.h>
29#include <asm/io.h>
30#include <asm/kvm_ppc.h>
31#include <asm/kvm_book3s.h>
32#include <asm/mmu_context.h>
149dbdb1 33#include <asm/page.h>
5a0e3ad6 34#include <linux/gfp.h>
2f4cf5e4
AG		 35#include <linux/sched.h>
36#include <linux/vmalloc.h>
9fb244a2 37#include <linux/highmem.h>
2f4cf5e4 38
cbbc58d4 39#include "book3s.h"
c4befc58
PM		 40#include "trace.h"
41
2f4cf5e4
AG		 42#define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU
43
44/* #define EXIT_DEBUG */
07b0907d 45
2f4cf5e4
AG		 46struct kvm_stats_debugfs_item debugfs_entries[] = {
47 { "exits", VCPU_STAT(sum_exits) },
48 { "mmio", VCPU_STAT(mmio_exits) },
49 { "sig", VCPU_STAT(signal_exits) },
50 { "sysc", VCPU_STAT(syscall_exits) },
51 { "inst_emu", VCPU_STAT(emulated_inst_exits) },
52 { "dec", VCPU_STAT(dec_exits) },
53 { "ext_intr", VCPU_STAT(ext_intr_exits) },
54 { "queue_intr", VCPU_STAT(queue_intr) },
f7819512 55 { "halt_successful_poll", VCPU_STAT(halt_successful_poll), },
62bea5bf 56 { "halt_attempted_poll", VCPU_STAT(halt_attempted_poll), },
2f4cf5e4
AG		 57 { "halt_wakeup", VCPU_STAT(halt_wakeup) },
58 { "pf_storage", VCPU_STAT(pf_storage) },
59 { "sp_storage", VCPU_STAT(sp_storage) },
60 { "pf_instruc", VCPU_STAT(pf_instruc) },
61 { "sp_instruc", VCPU_STAT(sp_instruc) },
62 { "ld", VCPU_STAT(ld) },
63 { "ld_slow", VCPU_STAT(ld_slow) },
64 { "st", VCPU_STAT(st) },
65 { "st_slow", VCPU_STAT(st_slow) },
66 { NULL }
67};
68
c01e3f66
AG		 69void kvmppc_unfixup_split_real(struct kvm_vcpu *vcpu)
70{
71 if (vcpu->arch.hflags & BOOK3S_HFLAG_SPLIT_HACK) {
72 ulong pc = kvmppc_get_pc(vcpu);
73 if ((pc & SPLIT_HACK_MASK) == SPLIT_HACK_OFFS)
74 kvmppc_set_pc(vcpu, pc & ~SPLIT_HACK_MASK);
75 vcpu->arch.hflags &= ~BOOK3S_HFLAG_SPLIT_HACK;
76 }
77}
78EXPORT_SYMBOL_GPL(kvmppc_unfixup_split_real);
79
699cc876
AK		 80static inline unsigned long kvmppc_interrupt_offset(struct kvm_vcpu *vcpu)
81{
a78b55d1 82 if (!is_kvmppc_hv_enabled(vcpu->kvm))
699cc876
AK		 83 return to_book3s(vcpu)->hior;
84 return 0;
85}
86
87static inline void kvmppc_update_int_pending(struct kvm_vcpu *vcpu,
88 unsigned long pending_now, unsigned long old_pending)
89{
a78b55d1 90 if (is_kvmppc_hv_enabled(vcpu->kvm))
699cc876
AK		 91 return;
92 if (pending_now)
5deb8e7a 93 kvmppc_set_int_pending(vcpu, 1);
699cc876 94 else if (old_pending)
5deb8e7a 95 kvmppc_set_int_pending(vcpu, 0);
699cc876
AK		 96}
97
98static inline bool kvmppc_critical_section(struct kvm_vcpu *vcpu)
99{
100 ulong crit_raw;
101 ulong crit_r1;
102 bool crit;
103
a78b55d1 104 if (is_kvmppc_hv_enabled(vcpu->kvm))
699cc876
AK		 105 return false;
106
5deb8e7a 107 crit_raw = kvmppc_get_critical(vcpu);
699cc876
AK		 108 crit_r1 = kvmppc_get_gpr(vcpu, 1);
109
110 /* Truncate crit indicators in 32 bit mode */
5deb8e7a 111 if (!(kvmppc_get_msr(vcpu) & MSR_SF)) {
699cc876
AK		 112 crit_raw &= 0xffffffff;
113 crit_r1 &= 0xffffffff;
114 }
115
116 /* Critical section when crit == r1 */
117 crit = (crit_raw == crit_r1);
118 /* ... and we're in supervisor mode */
5deb8e7a 119 crit = crit && !(kvmppc_get_msr(vcpu) & MSR_PR);
699cc876
AK		 120
121 return crit;
122}
123
2f4cf5e4
AG		 124void kvmppc_inject_interrupt(struct kvm_vcpu *vcpu, int vec, u64 flags)
125{
c01e3f66 126 kvmppc_unfixup_split_real(vcpu);
5deb8e7a
AG		 127 kvmppc_set_srr0(vcpu, kvmppc_get_pc(vcpu));
128 kvmppc_set_srr1(vcpu, kvmppc_get_msr(vcpu) | flags);
f05ed4d5 129 kvmppc_set_pc(vcpu, kvmppc_interrupt_offset(vcpu) + vec);
2f4cf5e4
AG		 130 vcpu->arch.mmu.reset_msr(vcpu);
131}
132
583617b7 133static int kvmppc_book3s_vec2irqprio(unsigned int vec)
2f4cf5e4
AG		 134{
135 unsigned int prio;
136
2f4cf5e4
AG		 137 switch (vec) {
138 case 0x100: prio = BOOK3S_IRQPRIO_SYSTEM_RESET; break;
139 case 0x200: prio = BOOK3S_IRQPRIO_MACHINE_CHECK; break;
140 case 0x300: prio = BOOK3S_IRQPRIO_DATA_STORAGE; break;
141 case 0x380: prio = BOOK3S_IRQPRIO_DATA_SEGMENT; break;
142 case 0x400: prio = BOOK3S_IRQPRIO_INST_STORAGE; break;
143 case 0x480: prio = BOOK3S_IRQPRIO_INST_SEGMENT; break;
144 case 0x500: prio = BOOK3S_IRQPRIO_EXTERNAL; break;
17bd1580 145 case 0x501: prio = BOOK3S_IRQPRIO_EXTERNAL_LEVEL; break;
2f4cf5e4
AG		 146 case 0x600: prio = BOOK3S_IRQPRIO_ALIGNMENT; break;
147 case 0x700: prio = BOOK3S_IRQPRIO_PROGRAM; break;
148 case 0x800: prio = BOOK3S_IRQPRIO_FP_UNAVAIL; break;
149 case 0x900: prio = BOOK3S_IRQPRIO_DECREMENTER; break;
150 case 0xc00: prio = BOOK3S_IRQPRIO_SYSCALL; break;
151 case 0xd00: prio = BOOK3S_IRQPRIO_DEBUG; break;
152 case 0xf20: prio = BOOK3S_IRQPRIO_ALTIVEC; break;
153 case 0xf40: prio = BOOK3S_IRQPRIO_VSX; break;
616dff86 154 case 0xf60: prio = BOOK3S_IRQPRIO_FAC_UNAVAIL; break;
2f4cf5e4
AG		 155 default: prio = BOOK3S_IRQPRIO_MAX; break;
156 }
157
583617b7
AG		 158 return prio;
159}
160
bc5ad3f3 161void kvmppc_book3s_dequeue_irqprio(struct kvm_vcpu *vcpu,
7706664d
AG		 162 unsigned int vec)
163{
f05ed4d5
PM		 164 unsigned long old_pending = vcpu->arch.pending_exceptions;
165
7706664d
AG		 166 clear_bit(kvmppc_book3s_vec2irqprio(vec),
167 &vcpu->arch.pending_exceptions);
9ee18b1e 168
f05ed4d5
PM		 169 kvmppc_update_int_pending(vcpu, vcpu->arch.pending_exceptions,
170 old_pending);
7706664d
AG		 171}
172
583617b7
AG		 173void kvmppc_book3s_queue_irqprio(struct kvm_vcpu *vcpu, unsigned int vec)
174{
175 vcpu->stat.queue_intr++;
176
177 set_bit(kvmppc_book3s_vec2irqprio(vec),
178 &vcpu->arch.pending_exceptions);
2f4cf5e4
AG		 179#ifdef EXIT_DEBUG
180 printk(KERN_INFO "Queueing interrupt %x\n", vec);
181#endif
182}
2ba9f0d8 183EXPORT_SYMBOL_GPL(kvmppc_book3s_queue_irqprio);
2f4cf5e4 184
25a8a02d 185void kvmppc_core_queue_program(struct kvm_vcpu *vcpu, ulong flags)
2f4cf5e4 186{
3cf658b6
PM		 187 /* might as well deliver this straight away */
188 kvmppc_inject_interrupt(vcpu, BOOK3S_INTERRUPT_PROGRAM, flags);
2f4cf5e4 189}
2ba9f0d8 190EXPORT_SYMBOL_GPL(kvmppc_core_queue_program);
2f4cf5e4
AG		 191
192void kvmppc_core_queue_dec(struct kvm_vcpu *vcpu)
193{
194 kvmppc_book3s_queue_irqprio(vcpu, BOOK3S_INTERRUPT_DECREMENTER);
195}
2ba9f0d8 196EXPORT_SYMBOL_GPL(kvmppc_core_queue_dec);
2f4cf5e4
AG		 197
198int kvmppc_core_pending_dec(struct kvm_vcpu *vcpu)
199{
44075d95 200 return test_bit(BOOK3S_IRQPRIO_DECREMENTER, &vcpu->arch.pending_exceptions);
2f4cf5e4 201}
2ba9f0d8 202EXPORT_SYMBOL_GPL(kvmppc_core_pending_dec);
2f4cf5e4 203
7706664d
AG		 204void kvmppc_core_dequeue_dec(struct kvm_vcpu *vcpu)
205{
206 kvmppc_book3s_dequeue_irqprio(vcpu, BOOK3S_INTERRUPT_DECREMENTER);
207}
2ba9f0d8 208EXPORT_SYMBOL_GPL(kvmppc_core_dequeue_dec);
7706664d 209
2f4cf5e4
AG		 210void kvmppc_core_queue_external(struct kvm_vcpu *vcpu,
211 struct kvm_interrupt *irq)
212{
17bd1580
AG		 213 unsigned int vec = BOOK3S_INTERRUPT_EXTERNAL;
214
215 if (irq->irq == KVM_INTERRUPT_SET_LEVEL)
216 vec = BOOK3S_INTERRUPT_EXTERNAL_LEVEL;
217
218 kvmppc_book3s_queue_irqprio(vcpu, vec);
2f4cf5e4
AG		 219}
220
4fe27d2a 221void kvmppc_core_dequeue_external(struct kvm_vcpu *vcpu)
18978768
AG		 222{
223 kvmppc_book3s_dequeue_irqprio(vcpu, BOOK3S_INTERRUPT_EXTERNAL);
17bd1580 224 kvmppc_book3s_dequeue_irqprio(vcpu, BOOK3S_INTERRUPT_EXTERNAL_LEVEL);
18978768
AG		 225}
226
8de12015
AG		 227void kvmppc_core_queue_data_storage(struct kvm_vcpu *vcpu, ulong dar,
228 ulong flags)
229{
230 kvmppc_set_dar(vcpu, dar);
231 kvmppc_set_dsisr(vcpu, flags);
232 kvmppc_book3s_queue_irqprio(vcpu, BOOK3S_INTERRUPT_DATA_STORAGE);
233}
234
235void kvmppc_core_queue_inst_storage(struct kvm_vcpu *vcpu, ulong flags)
236{
237 u64 msr = kvmppc_get_msr(vcpu);
238 msr &= ~(SRR1_ISI_NOPT | SRR1_ISI_N_OR_G | SRR1_ISI_PROT);
239 msr |= flags & (SRR1_ISI_NOPT | SRR1_ISI_N_OR_G | SRR1_ISI_PROT);
240 kvmppc_set_msr_fast(vcpu, msr);
241 kvmppc_book3s_queue_irqprio(vcpu, BOOK3S_INTERRUPT_INST_STORAGE);
242}
243
5358a963
TH		 244static int kvmppc_book3s_irqprio_deliver(struct kvm_vcpu *vcpu,
245 unsigned int priority)
2f4cf5e4
AG		 246{
247 int deliver = 1;
248 int vec = 0;
f05ed4d5 249 bool crit = kvmppc_critical_section(vcpu);
2f4cf5e4
AG		 250
251 switch (priority) {
252 case BOOK3S_IRQPRIO_DECREMENTER:
5deb8e7a 253 deliver = (kvmppc_get_msr(vcpu) & MSR_EE) && !crit;
2f4cf5e4
AG		 254 vec = BOOK3S_INTERRUPT_DECREMENTER;
255 break;
256 case BOOK3S_IRQPRIO_EXTERNAL:
17bd1580 257 case BOOK3S_IRQPRIO_EXTERNAL_LEVEL:
5deb8e7a 258 deliver = (kvmppc_get_msr(vcpu) & MSR_EE) && !crit;
2f4cf5e4
AG		 259 vec = BOOK3S_INTERRUPT_EXTERNAL;
260 break;
261 case BOOK3S_IRQPRIO_SYSTEM_RESET:
262 vec = BOOK3S_INTERRUPT_SYSTEM_RESET;
263 break;
264 case BOOK3S_IRQPRIO_MACHINE_CHECK:
265 vec = BOOK3S_INTERRUPT_MACHINE_CHECK;
266 break;
267 case BOOK3S_IRQPRIO_DATA_STORAGE:
268 vec = BOOK3S_INTERRUPT_DATA_STORAGE;
269 break;
270 case BOOK3S_IRQPRIO_INST_STORAGE:
271 vec = BOOK3S_INTERRUPT_INST_STORAGE;
272 break;
273 case BOOK3S_IRQPRIO_DATA_SEGMENT:
274 vec = BOOK3S_INTERRUPT_DATA_SEGMENT;
275 break;
276 case BOOK3S_IRQPRIO_INST_SEGMENT:
277 vec = BOOK3S_INTERRUPT_INST_SEGMENT;
278 break;
279 case BOOK3S_IRQPRIO_ALIGNMENT:
280 vec = BOOK3S_INTERRUPT_ALIGNMENT;
281 break;
282 case BOOK3S_IRQPRIO_PROGRAM:
283 vec = BOOK3S_INTERRUPT_PROGRAM;
284 break;
285 case BOOK3S_IRQPRIO_VSX:
286 vec = BOOK3S_INTERRUPT_VSX;
287 break;
288 case BOOK3S_IRQPRIO_ALTIVEC:
289 vec = BOOK3S_INTERRUPT_ALTIVEC;
290 break;
291 case BOOK3S_IRQPRIO_FP_UNAVAIL:
292 vec = BOOK3S_INTERRUPT_FP_UNAVAIL;
293 break;
294 case BOOK3S_IRQPRIO_SYSCALL:
295 vec = BOOK3S_INTERRUPT_SYSCALL;
296 break;
297 case BOOK3S_IRQPRIO_DEBUG:
298 vec = BOOK3S_INTERRUPT_TRACE;
299 break;
300 case BOOK3S_IRQPRIO_PERFORMANCE_MONITOR:
301 vec = BOOK3S_INTERRUPT_PERFMON;
302 break;
616dff86
AG		 303 case BOOK3S_IRQPRIO_FAC_UNAVAIL:
304 vec = BOOK3S_INTERRUPT_FAC_UNAVAIL;
305 break;
2f4cf5e4
AG		 306 default:
307 deliver = 0;
308 printk(KERN_ERR "KVM: Unknown interrupt: 0x%x\n", priority);
309 break;
310 }
311
312#if 0
313 printk(KERN_INFO "Deliver interrupt 0x%x? %x\n", vec, deliver);
314#endif
315
316 if (deliver)
3cf658b6 317 kvmppc_inject_interrupt(vcpu, vec, 0);
2f4cf5e4
AG		 318
319 return deliver;
320}
321
17bd1580
AG		 322/*
323 * This function determines if an irqprio should be cleared once issued.
324 */
325static bool clear_irqprio(struct kvm_vcpu *vcpu, unsigned int priority)
326{
327 switch (priority) {
328 case BOOK3S_IRQPRIO_DECREMENTER:
329 /* DEC interrupts get cleared by mtdec */
330 return false;
331 case BOOK3S_IRQPRIO_EXTERNAL_LEVEL:
332 /* External interrupts get cleared by userspace */
333 return false;
334 }
335
336 return true;
337}
338
a8e4ef84 339int kvmppc_core_prepare_to_enter(struct kvm_vcpu *vcpu)
2f4cf5e4
AG		 340{
341 unsigned long *pending = &vcpu->arch.pending_exceptions;
90bba358 342 unsigned long old_pending = vcpu->arch.pending_exceptions;
2f4cf5e4
AG		 343 unsigned int priority;
344
2f4cf5e4
AG		 345#ifdef EXIT_DEBUG
346 if (vcpu->arch.pending_exceptions)
347 printk(KERN_EMERG "KVM: Check pending: %lx\n", vcpu->arch.pending_exceptions);
348#endif
349 priority = __ffs(*pending);
ada7ba17 350 while (priority < BOOK3S_IRQPRIO_MAX) {
7706664d 351 if (kvmppc_book3s_irqprio_deliver(vcpu, priority) &&
17bd1580 352 clear_irqprio(vcpu, priority)) {
2f4cf5e4
AG		 353 clear_bit(priority, &vcpu->arch.pending_exceptions);
354 break;
355 }
356
357 priority = find_next_bit(pending,
358 BITS_PER_BYTE * sizeof(*pending),
359 priority + 1);
360 }
90bba358
AG		 361
362 /* Tell the guest about our interrupt status */
f05ed4d5 363 kvmppc_update_int_pending(vcpu, *pending, old_pending);
a8e4ef84
AG		 364
365 return 0;
2f4cf5e4 366}
2ba9f0d8 367EXPORT_SYMBOL_GPL(kvmppc_core_prepare_to_enter);
2f4cf5e4 368
ba049e93 369kvm_pfn_t kvmppc_gpa_to_pfn(struct kvm_vcpu *vcpu, gpa_t gpa, bool writing,
93b159b4 370 bool *writable)
e8508940 371{
89b68c96
AG		 372 ulong mp_pa = vcpu->arch.magic_page_pa & KVM_PAM;
373 gfn_t gfn = gpa >> PAGE_SHIFT;
e8508940 374
5deb8e7a 375 if (!(kvmppc_get_msr(vcpu) & MSR_SF))
bbcc9c06
BH		 376 mp_pa = (uint32_t)mp_pa;
377
e8508940 378 /* Magic page override */
89b68c96
AG		 379 gpa &= ~0xFFFULL;
380 if (unlikely(mp_pa) && unlikely((gpa & KVM_PAM) == mp_pa)) {
e8508940 381 ulong shared_page = ((ulong)vcpu->arch.shared) & PAGE_MASK;
ba049e93 382 kvm_pfn_t pfn;
e8508940 383
ba049e93 384 pfn = (kvm_pfn_t)virt_to_phys((void*)shared_page) >> PAGE_SHIFT;
e8508940 385 get_page(pfn_to_page(pfn));
93b159b4
PM		 386 if (writable)
387 *writable = true;
e8508940
AG		 388 return pfn;
389 }
390
93b159b4 391 return gfn_to_pfn_prot(vcpu->kvm, gfn, writing, writable);
e8508940 392}
89b68c96 393EXPORT_SYMBOL_GPL(kvmppc_gpa_to_pfn);
e8508940 394
7d15c06f
AG		 395int kvmppc_xlate(struct kvm_vcpu *vcpu, ulong eaddr, enum xlate_instdata xlid,
396 enum xlate_readwrite xlrw, struct kvmppc_pte *pte)
2f4cf5e4 397{
7d15c06f
AG		 398 bool data = (xlid == XLATE_DATA);
399 bool iswrite = (xlrw == XLATE_WRITE);
5deb8e7a 400 int relocated = (kvmppc_get_msr(vcpu) & (data ? MSR_DR : MSR_IR));
2f4cf5e4
AG		 401 int r;
402
403 if (relocated) {
93b159b4 404 r = vcpu->arch.mmu.xlate(vcpu, eaddr, pte, data, iswrite);
2f4cf5e4
AG		 405 } else {
406 pte->eaddr = eaddr;
28e83b4f 407 pte->raddr = eaddr & KVM_PAM;
3eeafd7d 408 pte->vpage = VSID_REAL | eaddr >> 12;
2f4cf5e4
AG		 409 pte->may_read = true;
410 pte->may_write = true;
411 pte->may_execute = true;
412 r = 0;
c01e3f66
AG		 413
414 if ((kvmppc_get_msr(vcpu) & (MSR_IR | MSR_DR)) == MSR_DR &&
415 !data) {
416 if ((vcpu->arch.hflags & BOOK3S_HFLAG_SPLIT_HACK) &&
417 ((eaddr & SPLIT_HACK_MASK) == SPLIT_HACK_OFFS))
418 pte->raddr &= ~SPLIT_HACK_MASK;
419 }
2f4cf5e4
AG		 420 }
421
422 return r;
423}
424
51f04726
MC		 425int kvmppc_load_last_inst(struct kvm_vcpu *vcpu, enum instruction_type type,
426 u32 *inst)
427{
428 ulong pc = kvmppc_get_pc(vcpu);
429 int r;
430
431 if (type == INST_SC)
432 pc -= 4;
433
434 r = kvmppc_ld(vcpu, &pc, sizeof(u32), inst, false);
435 if (r == EMULATE_DONE)
436 return r;
437 else
438 return EMULATE_AGAIN;
439}
440EXPORT_SYMBOL_GPL(kvmppc_load_last_inst);
441
2f4cf5e4
AG		 442int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu)
443{
444 return 0;
445}
446
f61c94bb
BB		 447int kvmppc_subarch_vcpu_init(struct kvm_vcpu *vcpu)
448{
449 return 0;
450}
451
452void kvmppc_subarch_vcpu_uninit(struct kvm_vcpu *vcpu)
453{
454}
455
3a167bea
AK		 456int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu,
457 struct kvm_sregs *sregs)
458{
cbbc58d4 459 return vcpu->kvm->arch.kvm_ops->get_sregs(vcpu, sregs);
3a167bea
AK		 460}
461
462int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu,
463 struct kvm_sregs *sregs)
464{
cbbc58d4 465 return vcpu->kvm->arch.kvm_ops->set_sregs(vcpu, sregs);
3a167bea
AK		 466}
467
2f4cf5e4
AG		 468int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
469{
470 int i;
471
c7f38f46 472 regs->pc = kvmppc_get_pc(vcpu);
992b5b29 473 regs->cr = kvmppc_get_cr(vcpu);
c7f38f46
AG		 474 regs->ctr = kvmppc_get_ctr(vcpu);
475 regs->lr = kvmppc_get_lr(vcpu);
992b5b29 476 regs->xer = kvmppc_get_xer(vcpu);
5deb8e7a
AG		 477 regs->msr = kvmppc_get_msr(vcpu);
478 regs->srr0 = kvmppc_get_srr0(vcpu);
479 regs->srr1 = kvmppc_get_srr1(vcpu);
2f4cf5e4 480 regs->pid = vcpu->arch.pid;
5deb8e7a
AG		 481 regs->sprg0 = kvmppc_get_sprg0(vcpu);
482 regs->sprg1 = kvmppc_get_sprg1(vcpu);
483 regs->sprg2 = kvmppc_get_sprg2(vcpu);
484 regs->sprg3 = kvmppc_get_sprg3(vcpu);
485 regs->sprg4 = kvmppc_get_sprg4(vcpu);
486 regs->sprg5 = kvmppc_get_sprg5(vcpu);
487 regs->sprg6 = kvmppc_get_sprg6(vcpu);
488 regs->sprg7 = kvmppc_get_sprg7(vcpu);
2f4cf5e4
AG		 489
490 for (i = 0; i < ARRAY_SIZE(regs->gpr); i++)
8e5b26b5 491 regs->gpr[i] = kvmppc_get_gpr(vcpu, i);
2f4cf5e4
AG		 492
493 return 0;
494}
495
496int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
497{
498 int i;
499
c7f38f46 500 kvmppc_set_pc(vcpu, regs->pc);
992b5b29 501 kvmppc_set_cr(vcpu, regs->cr);
c7f38f46
AG		 502 kvmppc_set_ctr(vcpu, regs->ctr);
503 kvmppc_set_lr(vcpu, regs->lr);
992b5b29 504 kvmppc_set_xer(vcpu, regs->xer);
2f4cf5e4 505 kvmppc_set_msr(vcpu, regs->msr);
5deb8e7a
AG		 506 kvmppc_set_srr0(vcpu, regs->srr0);
507 kvmppc_set_srr1(vcpu, regs->srr1);
508 kvmppc_set_sprg0(vcpu, regs->sprg0);
509 kvmppc_set_sprg1(vcpu, regs->sprg1);
510 kvmppc_set_sprg2(vcpu, regs->sprg2);
511 kvmppc_set_sprg3(vcpu, regs->sprg3);
512 kvmppc_set_sprg4(vcpu, regs->sprg4);
513 kvmppc_set_sprg5(vcpu, regs->sprg5);
514 kvmppc_set_sprg6(vcpu, regs->sprg6);
515 kvmppc_set_sprg7(vcpu, regs->sprg7);
2f4cf5e4 516
8e5b26b5
AG		 517 for (i = 0; i < ARRAY_SIZE(regs->gpr); i++)
518 kvmppc_set_gpr(vcpu, i, regs->gpr[i]);
2f4cf5e4
AG		 519
520 return 0;
521}
522
2f4cf5e4
AG		 523int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
524{
525 return -ENOTSUPP;
526}
527
528int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
529{
530 return -ENOTSUPP;
531}
532
8a41ea53
MC		 533int kvmppc_get_one_reg(struct kvm_vcpu *vcpu, u64 id,
534 union kvmppc_one_reg *val)
a136a8bd 535{
8a41ea53 536 int r = 0;
a8bd19ef 537 long int i;
a136a8bd 538
8a41ea53 539 r = vcpu->kvm->arch.kvm_ops->get_one_reg(vcpu, id, val);
a136a8bd
PM		 540 if (r == -EINVAL) {
541 r = 0;
8a41ea53 542 switch (id) {
a136a8bd 543 case KVM_REG_PPC_DAR:
8a41ea53 544 *val = get_reg_val(id, kvmppc_get_dar(vcpu));
a136a8bd
PM		 545 break;
546 case KVM_REG_PPC_DSISR:
8a41ea53 547 *val = get_reg_val(id, kvmppc_get_dsisr(vcpu));
a136a8bd 548 break;
a8bd19ef 549 case KVM_REG_PPC_FPR0 ... KVM_REG_PPC_FPR31:
8a41ea53
MC		 550 i = id - KVM_REG_PPC_FPR0;
551 *val = get_reg_val(id, VCPU_FPR(vcpu, i));
a8bd19ef
PM		 552 break;
553 case KVM_REG_PPC_FPSCR:
8a41ea53 554 *val = get_reg_val(id, vcpu->arch.fp.fpscr);
a8bd19ef 555 break;
efff1912
PM		 556#ifdef CONFIG_VSX
557 case KVM_REG_PPC_VSR0 ... KVM_REG_PPC_VSR31:
558 if (cpu_has_feature(CPU_FTR_VSX)) {
8a41ea53
MC		 559 i = id - KVM_REG_PPC_VSR0;
560 val->vsxval[0] = vcpu->arch.fp.fpr[i][0];
561 val->vsxval[1] = vcpu->arch.fp.fpr[i][1];
efff1912
PM		 562 } else {
563 r = -ENXIO;
564 }
565 break;
566#endif /* CONFIG_VSX */
8a41ea53
MC		 567 case KVM_REG_PPC_DEBUG_INST:
568 *val = get_reg_val(id, INS_TW);
8c32a2ea 569 break;
8b78645c
PM		 570#ifdef CONFIG_KVM_XICS
571 case KVM_REG_PPC_ICP_STATE:
572 if (!vcpu->arch.icp) {
573 r = -ENXIO;
574 break;
575 }
8a41ea53 576 *val = get_reg_val(id, kvmppc_xics_get_icp(vcpu));
8b78645c
PM		 577 break;
578#endif /* CONFIG_KVM_XICS */
616dff86 579 case KVM_REG_PPC_FSCR:
8a41ea53 580 *val = get_reg_val(id, vcpu->arch.fscr);
616dff86 581 break;
e14e7a1e 582 case KVM_REG_PPC_TAR:
8a41ea53 583 *val = get_reg_val(id, vcpu->arch.tar);
e14e7a1e 584 break;
2e23f544 585 case KVM_REG_PPC_EBBHR:
8a41ea53 586 *val = get_reg_val(id, vcpu->arch.ebbhr);
2e23f544
AG		 587 break;
588 case KVM_REG_PPC_EBBRR:
8a41ea53 589 *val = get_reg_val(id, vcpu->arch.ebbrr);
2e23f544
AG		 590 break;
591 case KVM_REG_PPC_BESCR:
8a41ea53 592 *val = get_reg_val(id, vcpu->arch.bescr);
2e23f544 593 break;
8f42ab27 594 case KVM_REG_PPC_VTB:
8a41ea53 595 *val = get_reg_val(id, vcpu->arch.vtb);
8f42ab27 596 break;
06da28e7 597 case KVM_REG_PPC_IC:
8a41ea53 598 *val = get_reg_val(id, vcpu->arch.ic);
06da28e7 599 break;
a136a8bd
PM		 600 default:
601 r = -EINVAL;
602 break;
603 }
604 }
a136a8bd
PM		 605
606 return r;
607}
608
8a41ea53
MC		 609int kvmppc_set_one_reg(struct kvm_vcpu *vcpu, u64 id,
610 union kvmppc_one_reg *val)
a136a8bd 611{
8a41ea53 612 int r = 0;
a8bd19ef 613 long int i;
a136a8bd 614
8a41ea53 615 r = vcpu->kvm->arch.kvm_ops->set_one_reg(vcpu, id, val);
a136a8bd
PM		 616 if (r == -EINVAL) {
617 r = 0;
8a41ea53 618 switch (id) {
a136a8bd 619 case KVM_REG_PPC_DAR:
8a41ea53 620 kvmppc_set_dar(vcpu, set_reg_val(id, *val));
a136a8bd
PM		 621 break;
622 case KVM_REG_PPC_DSISR:
8a41ea53 623 kvmppc_set_dsisr(vcpu, set_reg_val(id, *val));
a136a8bd 624 break;
a8bd19ef 625 case KVM_REG_PPC_FPR0 ... KVM_REG_PPC_FPR31:
8a41ea53
MC		 626 i = id - KVM_REG_PPC_FPR0;
627 VCPU_FPR(vcpu, i) = set_reg_val(id, *val);
a8bd19ef
PM		 628 break;
629 case KVM_REG_PPC_FPSCR:
8a41ea53 630 vcpu->arch.fp.fpscr = set_reg_val(id, *val);
a8bd19ef 631 break;
efff1912
PM		 632#ifdef CONFIG_VSX
633 case KVM_REG_PPC_VSR0 ... KVM_REG_PPC_VSR31:
634 if (cpu_has_feature(CPU_FTR_VSX)) {
8a41ea53
MC		 635 i = id - KVM_REG_PPC_VSR0;
636 vcpu->arch.fp.fpr[i][0] = val->vsxval[0];
637 vcpu->arch.fp.fpr[i][1] = val->vsxval[1];
efff1912
PM		 638 } else {
639 r = -ENXIO;
640 }
641 break;
642#endif /* CONFIG_VSX */
8b78645c
PM		 643#ifdef CONFIG_KVM_XICS
644 case KVM_REG_PPC_ICP_STATE:
645 if (!vcpu->arch.icp) {
646 r = -ENXIO;
647 break;
648 }
649 r = kvmppc_xics_set_icp(vcpu,
8a41ea53 650 set_reg_val(id, *val));
8b78645c
PM		 651 break;
652#endif /* CONFIG_KVM_XICS */
616dff86 653 case KVM_REG_PPC_FSCR:
8a41ea53 654 vcpu->arch.fscr = set_reg_val(id, *val);
616dff86 655 break;
e14e7a1e 656 case KVM_REG_PPC_TAR:
8a41ea53 657 vcpu->arch.tar = set_reg_val(id, *val);
e14e7a1e 658 break;
2e23f544 659 case KVM_REG_PPC_EBBHR:
8a41ea53 660 vcpu->arch.ebbhr = set_reg_val(id, *val);
2e23f544
AG		 661 break;
662 case KVM_REG_PPC_EBBRR:
8a41ea53 663 vcpu->arch.ebbrr = set_reg_val(id, *val);
2e23f544
AG		 664 break;
665 case KVM_REG_PPC_BESCR:
8a41ea53 666 vcpu->arch.bescr = set_reg_val(id, *val);
2e23f544 667 break;
8f42ab27 668 case KVM_REG_PPC_VTB:
8a41ea53 669 vcpu->arch.vtb = set_reg_val(id, *val);
8f42ab27 670 break;
06da28e7 671 case KVM_REG_PPC_IC:
8a41ea53 672 vcpu->arch.ic = set_reg_val(id, *val);
06da28e7 673 break;
a136a8bd
PM		 674 default:
675 r = -EINVAL;
676 break;
677 }
678 }
679
680 return r;
681}
682
3a167bea
AK		 683void kvmppc_core_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
684{
cbbc58d4 685 vcpu->kvm->arch.kvm_ops->vcpu_load(vcpu, cpu);
3a167bea
AK		 686}
687
688void kvmppc_core_vcpu_put(struct kvm_vcpu *vcpu)
689{
cbbc58d4 690 vcpu->kvm->arch.kvm_ops->vcpu_put(vcpu);
3a167bea
AK		 691}
692
693void kvmppc_set_msr(struct kvm_vcpu *vcpu, u64 msr)
694{
cbbc58d4 695 vcpu->kvm->arch.kvm_ops->set_msr(vcpu, msr);
3a167bea 696}
2ba9f0d8 697EXPORT_SYMBOL_GPL(kvmppc_set_msr);
3a167bea
AK		 698
699int kvmppc_vcpu_run(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu)
700{
cbbc58d4 701 return vcpu->kvm->arch.kvm_ops->vcpu_run(kvm_run, vcpu);
3a167bea
AK		 702}
703
2f4cf5e4
AG		 704int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu,
705 struct kvm_translation *tr)
706{
707 return 0;
708}
709
092d62ee
BB		 710int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu,
711 struct kvm_guest_debug *dbg)
712{
a59c1d9e
MS		 713 vcpu->guest_debug = dbg->control;
714 return 0;
092d62ee
BB		 715}
716
d02d4d15 717void kvmppc_decrementer_func(struct kvm_vcpu *vcpu)
dfd4d47e 718{
dfd4d47e
SW		 719 kvmppc_core_queue_dec(vcpu);
720 kvm_vcpu_kick(vcpu);
721}
3a167bea
AK		 722
723struct kvm_vcpu *kvmppc_core_vcpu_create(struct kvm *kvm, unsigned int id)
724{
cbbc58d4 725 return kvm->arch.kvm_ops->vcpu_create(kvm, id);
3a167bea
AK		 726}
727
728void kvmppc_core_vcpu_free(struct kvm_vcpu *vcpu)
729{
cbbc58d4 730 vcpu->kvm->arch.kvm_ops->vcpu_free(vcpu);
3a167bea
AK		 731}
732
733int kvmppc_core_check_requests(struct kvm_vcpu *vcpu)
734{
cbbc58d4 735 return vcpu->kvm->arch.kvm_ops->check_requests(vcpu);
3a167bea
AK		 736}
737
738int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm, struct kvm_dirty_log *log)
739{
cbbc58d4 740 return kvm->arch.kvm_ops->get_dirty_log(kvm, log);
3a167bea
AK		 741}
742
5587027c 743void kvmppc_core_free_memslot(struct kvm *kvm, struct kvm_memory_slot *free,
3a167bea
AK		 744 struct kvm_memory_slot *dont)
745{
cbbc58d4 746 kvm->arch.kvm_ops->free_memslot(free, dont);
3a167bea
AK		 747}
748
5587027c 749int kvmppc_core_create_memslot(struct kvm *kvm, struct kvm_memory_slot *slot,
3a167bea
AK		 750 unsigned long npages)
751{
cbbc58d4 752 return kvm->arch.kvm_ops->create_memslot(slot, npages);
3a167bea
AK		 753}
754
755void kvmppc_core_flush_memslot(struct kvm *kvm, struct kvm_memory_slot *memslot)
756{
cbbc58d4 757 kvm->arch.kvm_ops->flush_memslot(kvm, memslot);
3a167bea
AK		 758}
759
760int kvmppc_core_prepare_memory_region(struct kvm *kvm,
761 struct kvm_memory_slot *memslot,
09170a49 762 const struct kvm_userspace_memory_region *mem)
3a167bea 763{
cbbc58d4 764 return kvm->arch.kvm_ops->prepare_memory_region(kvm, memslot, mem);
3a167bea
AK		 765}
766
767void kvmppc_core_commit_memory_region(struct kvm *kvm,
09170a49 768 const struct kvm_userspace_memory_region *mem,
f36f3f28
PB		 769 const struct kvm_memory_slot *old,
770 const struct kvm_memory_slot *new)
3a167bea 771{
f36f3f28 772 kvm->arch.kvm_ops->commit_memory_region(kvm, mem, old, new);
3a167bea
AK		 773}
774
775int kvm_unmap_hva(struct kvm *kvm, unsigned long hva)
776{
cbbc58d4 777 return kvm->arch.kvm_ops->unmap_hva(kvm, hva);
3a167bea 778}
2ba9f0d8 779EXPORT_SYMBOL_GPL(kvm_unmap_hva);
3a167bea
AK		 780
781int kvm_unmap_hva_range(struct kvm *kvm, unsigned long start, unsigned long end)
782{
cbbc58d4 783 return kvm->arch.kvm_ops->unmap_hva_range(kvm, start, end);
3a167bea
AK		 784}
785
57128468 786int kvm_age_hva(struct kvm *kvm, unsigned long start, unsigned long end)
3a167bea 787{
57128468 788 return kvm->arch.kvm_ops->age_hva(kvm, start, end);
3a167bea
AK		 789}
790
791int kvm_test_age_hva(struct kvm *kvm, unsigned long hva)
792{
cbbc58d4 793 return kvm->arch.kvm_ops->test_age_hva(kvm, hva);
3a167bea
AK		 794}
795
796void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte)
797{
cbbc58d4 798 kvm->arch.kvm_ops->set_spte_hva(kvm, hva, pte);
3a167bea
AK		 799}
800
801void kvmppc_mmu_destroy(struct kvm_vcpu *vcpu)
802{
cbbc58d4 803 vcpu->kvm->arch.kvm_ops->mmu_destroy(vcpu);
3a167bea
AK		 804}
805
806int kvmppc_core_init_vm(struct kvm *kvm)
807{
808
809#ifdef CONFIG_PPC64
810 INIT_LIST_HEAD(&kvm->arch.spapr_tce_tables);
811 INIT_LIST_HEAD(&kvm->arch.rtas_tokens);
812#endif
813
cbbc58d4 814 return kvm->arch.kvm_ops->init_vm(kvm);
3a167bea
AK		 815}
816
817void kvmppc_core_destroy_vm(struct kvm *kvm)
818{
cbbc58d4 819 kvm->arch.kvm_ops->destroy_vm(kvm);
3a167bea
AK		 820
821#ifdef CONFIG_PPC64
822 kvmppc_rtas_tokens_free(kvm);
823 WARN_ON(!list_empty(&kvm->arch.spapr_tce_tables));
824#endif
825}
826
99342cf8
DG		 827int kvmppc_h_logical_ci_load(struct kvm_vcpu *vcpu)
828{
829 unsigned long size = kvmppc_get_gpr(vcpu, 4);
830 unsigned long addr = kvmppc_get_gpr(vcpu, 5);
831 u64 buf;
3eb4ee68 832 int srcu_idx;
99342cf8
DG		 833 int ret;
834
835 if (!is_power_of_2(size) || (size > sizeof(buf)))
836 return H_TOO_HARD;
837
3eb4ee68 838 srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
99342cf8 839 ret = kvm_io_bus_read(vcpu, KVM_MMIO_BUS, addr, size, &buf);
3eb4ee68 840 srcu_read_unlock(&vcpu->kvm->srcu, srcu_idx);
99342cf8
DG		 841 if (ret != 0)
842 return H_TOO_HARD;
843
844 switch (size) {
845 case 1:
846 kvmppc_set_gpr(vcpu, 4, *(u8 *)&buf);
847 break;
848
849 case 2:
850 kvmppc_set_gpr(vcpu, 4, be16_to_cpu(*(__be16 *)&buf));
851 break;
852
853 case 4:
854 kvmppc_set_gpr(vcpu, 4, be32_to_cpu(*(__be32 *)&buf));
855 break;
856
857 case 8:
858 kvmppc_set_gpr(vcpu, 4, be64_to_cpu(*(__be64 *)&buf));
859 break;
860
861 default:
862 BUG();
863 }
864
865 return H_SUCCESS;
866}
867EXPORT_SYMBOL_GPL(kvmppc_h_logical_ci_load);
868
869int kvmppc_h_logical_ci_store(struct kvm_vcpu *vcpu)
870{
871 unsigned long size = kvmppc_get_gpr(vcpu, 4);
872 unsigned long addr = kvmppc_get_gpr(vcpu, 5);
873 unsigned long val = kvmppc_get_gpr(vcpu, 6);
874 u64 buf;
3eb4ee68 875 int srcu_idx;
99342cf8
DG		 876 int ret;
877
878 switch (size) {
879 case 1:
880 *(u8 *)&buf = val;
881 break;
882
883 case 2:
884 *(__be16 *)&buf = cpu_to_be16(val);
885 break;
886
887 case 4:
888 *(__be32 *)&buf = cpu_to_be32(val);
889 break;
890
891 case 8:
892 *(__be64 *)&buf = cpu_to_be64(val);
893 break;
894
895 default:
896 return H_TOO_HARD;
897 }
898
3eb4ee68 899 srcu_idx = srcu_read_lock(&vcpu->kvm->srcu);
99342cf8 900 ret = kvm_io_bus_write(vcpu, KVM_MMIO_BUS, addr, size, &buf);
3eb4ee68 901 srcu_read_unlock(&vcpu->kvm->srcu, srcu_idx);
99342cf8
DG		 902 if (ret != 0)
903 return H_TOO_HARD;
904
905 return H_SUCCESS;
906}
907EXPORT_SYMBOL_GPL(kvmppc_h_logical_ci_store);
908
3a167bea
AK		 909int kvmppc_core_check_processor_compat(void)
910{
cbbc58d4
AK		 911 /*
912 * We always return 0 for book3s. We check
60acc4eb 913 * for compatibility while loading the HV
cbbc58d4
AK		 914 * or PR module
915 */
916 return 0;
917}
918
ae2113a4
PM		 919int kvmppc_book3s_hcall_implemented(struct kvm *kvm, unsigned long hcall)
920{
921 return kvm->arch.kvm_ops->hcall_implemented(hcall);
922}
923
cbbc58d4
AK		 924static int kvmppc_book3s_init(void)
925{
926 int r;
927
928 r = kvm_init(NULL, sizeof(struct kvm_vcpu), 0, THIS_MODULE);
929 if (r)
930 return r;
ab78475c 931#ifdef CONFIG_KVM_BOOK3S_32_HANDLER
cbbc58d4
AK		 932 r = kvmppc_book3s_init_pr();
933#endif
934 return r;
935
936}
937
938static void kvmppc_book3s_exit(void)
939{
ab78475c 940#ifdef CONFIG_KVM_BOOK3S_32_HANDLER
cbbc58d4
AK		 941 kvmppc_book3s_exit_pr();
942#endif
943 kvm_exit();
3a167bea 944}
cbbc58d4
AK		 945
946module_init(kvmppc_book3s_init);
947module_exit(kvmppc_book3s_exit);
398a76c6
AG		 948
949/* On 32bit this is our one and only kernel module */
ab78475c 950#ifdef CONFIG_KVM_BOOK3S_32_HANDLER
398a76c6
AG		 951MODULE_ALIAS_MISCDEV(KVM_MINOR);
952MODULE_ALIAS("devname:kvm");
953#endif
Linux 6.x block layer and io_uring tree(s)