projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
KVM: PPC: Book3S: Stop PTE lookup on write errors
[linux-2.6-block.git] / arch / powerpc / kvm / book3s.c
CommitLineData
2f4cf5e4
AG		 1/*
2 * Copyright (C) 2009. SUSE Linux Products GmbH. All rights reserved.
3 *
4 * Authors:
5 * Alexander Graf <agraf@suse.de>
6 * Kevin Wolf <mail@kevin-wolf.de>
7 *
8 * Description:
9 * This file is derived from arch/powerpc/kvm/44x.c,
10 * by Hollis Blanchard <hollisb@us.ibm.com>.
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License, version 2, as
14 * published by the Free Software Foundation.
15 */
16
17#include <linux/kvm_host.h>
18#include <linux/err.h>
66b15db6 19#include <linux/export.h>
329d20ba 20#include <linux/slab.h>
398a76c6
AG		 21#include <linux/module.h>
22#include <linux/miscdevice.h>
2f4cf5e4
AG		 23
24#include <asm/reg.h>
25#include <asm/cputable.h>
26#include <asm/cacheflush.h>
27#include <asm/tlbflush.h>
28#include <asm/uaccess.h>
29#include <asm/io.h>
30#include <asm/kvm_ppc.h>
31#include <asm/kvm_book3s.h>
32#include <asm/mmu_context.h>
149dbdb1 33#include <asm/page.h>
5a0e3ad6 34#include <linux/gfp.h>
2f4cf5e4
AG		 35#include <linux/sched.h>
36#include <linux/vmalloc.h>
9fb244a2 37#include <linux/highmem.h>
2f4cf5e4 38
cbbc58d4 39#include "book3s.h"
c4befc58
PM		 40#include "trace.h"
41
2f4cf5e4
AG		 42#define VCPU_STAT(x) offsetof(struct kvm_vcpu, stat.x), KVM_STAT_VCPU
43
44/* #define EXIT_DEBUG */
07b0907d 45
2f4cf5e4
AG		 46struct kvm_stats_debugfs_item debugfs_entries[] = {
47 { "exits", VCPU_STAT(sum_exits) },
48 { "mmio", VCPU_STAT(mmio_exits) },
49 { "sig", VCPU_STAT(signal_exits) },
50 { "sysc", VCPU_STAT(syscall_exits) },
51 { "inst_emu", VCPU_STAT(emulated_inst_exits) },
52 { "dec", VCPU_STAT(dec_exits) },
53 { "ext_intr", VCPU_STAT(ext_intr_exits) },
54 { "queue_intr", VCPU_STAT(queue_intr) },
55 { "halt_wakeup", VCPU_STAT(halt_wakeup) },
56 { "pf_storage", VCPU_STAT(pf_storage) },
57 { "sp_storage", VCPU_STAT(sp_storage) },
58 { "pf_instruc", VCPU_STAT(pf_instruc) },
59 { "sp_instruc", VCPU_STAT(sp_instruc) },
60 { "ld", VCPU_STAT(ld) },
61 { "ld_slow", VCPU_STAT(ld_slow) },
62 { "st", VCPU_STAT(st) },
63 { "st_slow", VCPU_STAT(st_slow) },
64 { NULL }
65};
66
67void kvmppc_core_load_host_debugstate(struct kvm_vcpu *vcpu)
68{
69}
70
71void kvmppc_core_load_guest_debugstate(struct kvm_vcpu *vcpu)
72{
73}
74
699cc876
AK		 75static inline unsigned long kvmppc_interrupt_offset(struct kvm_vcpu *vcpu)
76{
a78b55d1 77 if (!is_kvmppc_hv_enabled(vcpu->kvm))
699cc876
AK		 78 return to_book3s(vcpu)->hior;
79 return 0;
80}
81
82static inline void kvmppc_update_int_pending(struct kvm_vcpu *vcpu,
83 unsigned long pending_now, unsigned long old_pending)
84{
a78b55d1 85 if (is_kvmppc_hv_enabled(vcpu->kvm))
699cc876
AK		 86 return;
87 if (pending_now)
5deb8e7a 88 kvmppc_set_int_pending(vcpu, 1);
699cc876 89 else if (old_pending)
5deb8e7a 90 kvmppc_set_int_pending(vcpu, 0);
699cc876
AK		 91}
92
93static inline bool kvmppc_critical_section(struct kvm_vcpu *vcpu)
94{
95 ulong crit_raw;
96 ulong crit_r1;
97 bool crit;
98
a78b55d1 99 if (is_kvmppc_hv_enabled(vcpu->kvm))
699cc876
AK		 100 return false;
101
5deb8e7a 102 crit_raw = kvmppc_get_critical(vcpu);
699cc876
AK		 103 crit_r1 = kvmppc_get_gpr(vcpu, 1);
104
105 /* Truncate crit indicators in 32 bit mode */
5deb8e7a 106 if (!(kvmppc_get_msr(vcpu) & MSR_SF)) {
699cc876
AK		 107 crit_raw &= 0xffffffff;
108 crit_r1 &= 0xffffffff;
109 }
110
111 /* Critical section when crit == r1 */
112 crit = (crit_raw == crit_r1);
113 /* ... and we're in supervisor mode */
5deb8e7a 114 crit = crit && !(kvmppc_get_msr(vcpu) & MSR_PR);
699cc876
AK		 115
116 return crit;
117}
118
2f4cf5e4
AG		 119void kvmppc_inject_interrupt(struct kvm_vcpu *vcpu, int vec, u64 flags)
120{
5deb8e7a
AG		 121 kvmppc_set_srr0(vcpu, kvmppc_get_pc(vcpu));
122 kvmppc_set_srr1(vcpu, kvmppc_get_msr(vcpu) | flags);
f05ed4d5 123 kvmppc_set_pc(vcpu, kvmppc_interrupt_offset(vcpu) + vec);
2f4cf5e4
AG		 124 vcpu->arch.mmu.reset_msr(vcpu);
125}
126
583617b7 127static int kvmppc_book3s_vec2irqprio(unsigned int vec)
2f4cf5e4
AG		 128{
129 unsigned int prio;
130
2f4cf5e4
AG		 131 switch (vec) {
132 case 0x100: prio = BOOK3S_IRQPRIO_SYSTEM_RESET; break;
133 case 0x200: prio = BOOK3S_IRQPRIO_MACHINE_CHECK; break;
134 case 0x300: prio = BOOK3S_IRQPRIO_DATA_STORAGE; break;
135 case 0x380: prio = BOOK3S_IRQPRIO_DATA_SEGMENT; break;
136 case 0x400: prio = BOOK3S_IRQPRIO_INST_STORAGE; break;
137 case 0x480: prio = BOOK3S_IRQPRIO_INST_SEGMENT; break;
138 case 0x500: prio = BOOK3S_IRQPRIO_EXTERNAL; break;
17bd1580 139 case 0x501: prio = BOOK3S_IRQPRIO_EXTERNAL_LEVEL; break;
2f4cf5e4
AG		 140 case 0x600: prio = BOOK3S_IRQPRIO_ALIGNMENT; break;
141 case 0x700: prio = BOOK3S_IRQPRIO_PROGRAM; break;
142 case 0x800: prio = BOOK3S_IRQPRIO_FP_UNAVAIL; break;
143 case 0x900: prio = BOOK3S_IRQPRIO_DECREMENTER; break;
144 case 0xc00: prio = BOOK3S_IRQPRIO_SYSCALL; break;
145 case 0xd00: prio = BOOK3S_IRQPRIO_DEBUG; break;
146 case 0xf20: prio = BOOK3S_IRQPRIO_ALTIVEC; break;
147 case 0xf40: prio = BOOK3S_IRQPRIO_VSX; break;
616dff86 148 case 0xf60: prio = BOOK3S_IRQPRIO_FAC_UNAVAIL; break;
2f4cf5e4
AG		 149 default: prio = BOOK3S_IRQPRIO_MAX; break;
150 }
151
583617b7
AG		 152 return prio;
153}
154
bc5ad3f3 155void kvmppc_book3s_dequeue_irqprio(struct kvm_vcpu *vcpu,
7706664d
AG		 156 unsigned int vec)
157{
f05ed4d5
PM		 158 unsigned long old_pending = vcpu->arch.pending_exceptions;
159
7706664d
AG		 160 clear_bit(kvmppc_book3s_vec2irqprio(vec),
161 &vcpu->arch.pending_exceptions);
9ee18b1e 162
f05ed4d5
PM		 163 kvmppc_update_int_pending(vcpu, vcpu->arch.pending_exceptions,
164 old_pending);
7706664d
AG		 165}
166
583617b7
AG		 167void kvmppc_book3s_queue_irqprio(struct kvm_vcpu *vcpu, unsigned int vec)
168{
169 vcpu->stat.queue_intr++;
170
171 set_bit(kvmppc_book3s_vec2irqprio(vec),
172 &vcpu->arch.pending_exceptions);
2f4cf5e4
AG		 173#ifdef EXIT_DEBUG
174 printk(KERN_INFO "Queueing interrupt %x\n", vec);
175#endif
176}
2ba9f0d8 177EXPORT_SYMBOL_GPL(kvmppc_book3s_queue_irqprio);
2f4cf5e4 178
25a8a02d 179void kvmppc_core_queue_program(struct kvm_vcpu *vcpu, ulong flags)
2f4cf5e4 180{
3cf658b6
PM		 181 /* might as well deliver this straight away */
182 kvmppc_inject_interrupt(vcpu, BOOK3S_INTERRUPT_PROGRAM, flags);
2f4cf5e4 183}
2ba9f0d8 184EXPORT_SYMBOL_GPL(kvmppc_core_queue_program);
2f4cf5e4
AG		 185
186void kvmppc_core_queue_dec(struct kvm_vcpu *vcpu)
187{
188 kvmppc_book3s_queue_irqprio(vcpu, BOOK3S_INTERRUPT_DECREMENTER);
189}
2ba9f0d8 190EXPORT_SYMBOL_GPL(kvmppc_core_queue_dec);
2f4cf5e4
AG		 191
192int kvmppc_core_pending_dec(struct kvm_vcpu *vcpu)
193{
44075d95 194 return test_bit(BOOK3S_IRQPRIO_DECREMENTER, &vcpu->arch.pending_exceptions);
2f4cf5e4 195}
2ba9f0d8 196EXPORT_SYMBOL_GPL(kvmppc_core_pending_dec);
2f4cf5e4 197
7706664d
AG		 198void kvmppc_core_dequeue_dec(struct kvm_vcpu *vcpu)
199{
200 kvmppc_book3s_dequeue_irqprio(vcpu, BOOK3S_INTERRUPT_DECREMENTER);
201}
2ba9f0d8 202EXPORT_SYMBOL_GPL(kvmppc_core_dequeue_dec);
7706664d 203
2f4cf5e4
AG		 204void kvmppc_core_queue_external(struct kvm_vcpu *vcpu,
205 struct kvm_interrupt *irq)
206{
17bd1580
AG		 207 unsigned int vec = BOOK3S_INTERRUPT_EXTERNAL;
208
209 if (irq->irq == KVM_INTERRUPT_SET_LEVEL)
210 vec = BOOK3S_INTERRUPT_EXTERNAL_LEVEL;
211
212 kvmppc_book3s_queue_irqprio(vcpu, vec);
2f4cf5e4
AG		 213}
214
4fe27d2a 215void kvmppc_core_dequeue_external(struct kvm_vcpu *vcpu)
18978768
AG		 216{
217 kvmppc_book3s_dequeue_irqprio(vcpu, BOOK3S_INTERRUPT_EXTERNAL);
17bd1580 218 kvmppc_book3s_dequeue_irqprio(vcpu, BOOK3S_INTERRUPT_EXTERNAL_LEVEL);
18978768
AG		 219}
220
2f4cf5e4
AG		 221int kvmppc_book3s_irqprio_deliver(struct kvm_vcpu *vcpu, unsigned int priority)
222{
223 int deliver = 1;
224 int vec = 0;
f05ed4d5 225 bool crit = kvmppc_critical_section(vcpu);
2f4cf5e4
AG		 226
227 switch (priority) {
228 case BOOK3S_IRQPRIO_DECREMENTER:
5deb8e7a 229 deliver = (kvmppc_get_msr(vcpu) & MSR_EE) && !crit;
2f4cf5e4
AG		 230 vec = BOOK3S_INTERRUPT_DECREMENTER;
231 break;
232 case BOOK3S_IRQPRIO_EXTERNAL:
17bd1580 233 case BOOK3S_IRQPRIO_EXTERNAL_LEVEL:
5deb8e7a 234 deliver = (kvmppc_get_msr(vcpu) & MSR_EE) && !crit;
2f4cf5e4
AG		 235 vec = BOOK3S_INTERRUPT_EXTERNAL;
236 break;
237 case BOOK3S_IRQPRIO_SYSTEM_RESET:
238 vec = BOOK3S_INTERRUPT_SYSTEM_RESET;
239 break;
240 case BOOK3S_IRQPRIO_MACHINE_CHECK:
241 vec = BOOK3S_INTERRUPT_MACHINE_CHECK;
242 break;
243 case BOOK3S_IRQPRIO_DATA_STORAGE:
244 vec = BOOK3S_INTERRUPT_DATA_STORAGE;
245 break;
246 case BOOK3S_IRQPRIO_INST_STORAGE:
247 vec = BOOK3S_INTERRUPT_INST_STORAGE;
248 break;
249 case BOOK3S_IRQPRIO_DATA_SEGMENT:
250 vec = BOOK3S_INTERRUPT_DATA_SEGMENT;
251 break;
252 case BOOK3S_IRQPRIO_INST_SEGMENT:
253 vec = BOOK3S_INTERRUPT_INST_SEGMENT;
254 break;
255 case BOOK3S_IRQPRIO_ALIGNMENT:
256 vec = BOOK3S_INTERRUPT_ALIGNMENT;
257 break;
258 case BOOK3S_IRQPRIO_PROGRAM:
259 vec = BOOK3S_INTERRUPT_PROGRAM;
260 break;
261 case BOOK3S_IRQPRIO_VSX:
262 vec = BOOK3S_INTERRUPT_VSX;
263 break;
264 case BOOK3S_IRQPRIO_ALTIVEC:
265 vec = BOOK3S_INTERRUPT_ALTIVEC;
266 break;
267 case BOOK3S_IRQPRIO_FP_UNAVAIL:
268 vec = BOOK3S_INTERRUPT_FP_UNAVAIL;
269 break;
270 case BOOK3S_IRQPRIO_SYSCALL:
271 vec = BOOK3S_INTERRUPT_SYSCALL;
272 break;
273 case BOOK3S_IRQPRIO_DEBUG:
274 vec = BOOK3S_INTERRUPT_TRACE;
275 break;
276 case BOOK3S_IRQPRIO_PERFORMANCE_MONITOR:
277 vec = BOOK3S_INTERRUPT_PERFMON;
278 break;
616dff86
AG		 279 case BOOK3S_IRQPRIO_FAC_UNAVAIL:
280 vec = BOOK3S_INTERRUPT_FAC_UNAVAIL;
281 break;
2f4cf5e4
AG		 282 default:
283 deliver = 0;
284 printk(KERN_ERR "KVM: Unknown interrupt: 0x%x\n", priority);
285 break;
286 }
287
288#if 0
289 printk(KERN_INFO "Deliver interrupt 0x%x? %x\n", vec, deliver);
290#endif
291
292 if (deliver)
3cf658b6 293 kvmppc_inject_interrupt(vcpu, vec, 0);
2f4cf5e4
AG		 294
295 return deliver;
296}
297
17bd1580
AG		 298/*
299 * This function determines if an irqprio should be cleared once issued.
300 */
301static bool clear_irqprio(struct kvm_vcpu *vcpu, unsigned int priority)
302{
303 switch (priority) {
304 case BOOK3S_IRQPRIO_DECREMENTER:
305 /* DEC interrupts get cleared by mtdec */
306 return false;
307 case BOOK3S_IRQPRIO_EXTERNAL_LEVEL:
308 /* External interrupts get cleared by userspace */
309 return false;
310 }
311
312 return true;
313}
314
a8e4ef84 315int kvmppc_core_prepare_to_enter(struct kvm_vcpu *vcpu)
2f4cf5e4
AG		 316{
317 unsigned long *pending = &vcpu->arch.pending_exceptions;
90bba358 318 unsigned long old_pending = vcpu->arch.pending_exceptions;
2f4cf5e4
AG		 319 unsigned int priority;
320
2f4cf5e4
AG		 321#ifdef EXIT_DEBUG
322 if (vcpu->arch.pending_exceptions)
323 printk(KERN_EMERG "KVM: Check pending: %lx\n", vcpu->arch.pending_exceptions);
324#endif
325 priority = __ffs(*pending);
ada7ba17 326 while (priority < BOOK3S_IRQPRIO_MAX) {
7706664d 327 if (kvmppc_book3s_irqprio_deliver(vcpu, priority) &&
17bd1580 328 clear_irqprio(vcpu, priority)) {
2f4cf5e4
AG		 329 clear_bit(priority, &vcpu->arch.pending_exceptions);
330 break;
331 }
332
333 priority = find_next_bit(pending,
334 BITS_PER_BYTE * sizeof(*pending),
335 priority + 1);
336 }
90bba358
AG		 337
338 /* Tell the guest about our interrupt status */
f05ed4d5 339 kvmppc_update_int_pending(vcpu, *pending, old_pending);
a8e4ef84
AG		 340
341 return 0;
2f4cf5e4 342}
2ba9f0d8 343EXPORT_SYMBOL_GPL(kvmppc_core_prepare_to_enter);
2f4cf5e4 344
93b159b4
PM		 345pfn_t kvmppc_gfn_to_pfn(struct kvm_vcpu *vcpu, gfn_t gfn, bool writing,
346 bool *writable)
e8508940
AG		 347{
348 ulong mp_pa = vcpu->arch.magic_page_pa;
349
5deb8e7a 350 if (!(kvmppc_get_msr(vcpu) & MSR_SF))
bbcc9c06
BH		 351 mp_pa = (uint32_t)mp_pa;
352
e8508940
AG		 353 /* Magic page override */
354 if (unlikely(mp_pa) &&
355 unlikely(((gfn << PAGE_SHIFT) & KVM_PAM) ==
356 ((mp_pa & PAGE_MASK) & KVM_PAM))) {
357 ulong shared_page = ((ulong)vcpu->arch.shared) & PAGE_MASK;
358 pfn_t pfn;
359
360 pfn = (pfn_t)virt_to_phys((void*)shared_page) >> PAGE_SHIFT;
361 get_page(pfn_to_page(pfn));
93b159b4
PM		 362 if (writable)
363 *writable = true;
e8508940
AG		 364 return pfn;
365 }
366
93b159b4 367 return gfn_to_pfn_prot(vcpu->kvm, gfn, writing, writable);
e8508940 368}
2ba9f0d8 369EXPORT_SYMBOL_GPL(kvmppc_gfn_to_pfn);
e8508940 370
2f4cf5e4 371static int kvmppc_xlate(struct kvm_vcpu *vcpu, ulong eaddr, bool data,
93b159b4 372 bool iswrite, struct kvmppc_pte *pte)
2f4cf5e4 373{
5deb8e7a 374 int relocated = (kvmppc_get_msr(vcpu) & (data ? MSR_DR : MSR_IR));
2f4cf5e4
AG		 375 int r;
376
377 if (relocated) {
93b159b4 378 r = vcpu->arch.mmu.xlate(vcpu, eaddr, pte, data, iswrite);
2f4cf5e4
AG		 379 } else {
380 pte->eaddr = eaddr;
28e83b4f 381 pte->raddr = eaddr & KVM_PAM;
3eeafd7d 382 pte->vpage = VSID_REAL | eaddr >> 12;
2f4cf5e4
AG		 383 pte->may_read = true;
384 pte->may_write = true;
385 pte->may_execute = true;
386 r = 0;
387 }
388
389 return r;
390}
391
392static hva_t kvmppc_bad_hva(void)
393{
394 return PAGE_OFFSET;
395}
396
397static hva_t kvmppc_pte_to_hva(struct kvm_vcpu *vcpu, struct kvmppc_pte *pte,
398 bool read)
399{
400 hva_t hpage;
401
402 if (read && !pte->may_read)
403 goto err;
404
405 if (!read && !pte->may_write)
406 goto err;
407
408 hpage = gfn_to_hva(vcpu->kvm, pte->raddr >> PAGE_SHIFT);
409 if (kvm_is_error_hva(hpage))
410 goto err;
411
412 return hpage | (pte->raddr & ~PAGE_MASK);
413err:
414 return kvmppc_bad_hva();
415}
416
5467a97d
AG		 417int kvmppc_st(struct kvm_vcpu *vcpu, ulong *eaddr, int size, void *ptr,
418 bool data)
2f4cf5e4
AG		 419{
420 struct kvmppc_pte pte;
17824b5a 421 int r;
2f4cf5e4
AG		 422
423 vcpu->stat.st++;
424
17824b5a
AG		 425 r = kvmppc_xlate(vcpu, *eaddr, data, true, &pte);
426 if (r < 0)
427 return r;
5467a97d
AG		 428
429 *eaddr = pte.raddr;
2f4cf5e4 430
9fb244a2
AG		 431 if (!pte.may_write)
432 return -EPERM;
2f4cf5e4 433
9fb244a2
AG		 434 if (kvm_write_guest(vcpu->kvm, pte.raddr, ptr, size))
435 return EMULATE_DO_MMIO;
2f4cf5e4 436
5467a97d 437 return EMULATE_DONE;
2f4cf5e4 438}
2ba9f0d8 439EXPORT_SYMBOL_GPL(kvmppc_st);
2f4cf5e4 440
5467a97d 441int kvmppc_ld(struct kvm_vcpu *vcpu, ulong *eaddr, int size, void *ptr,
2f4cf5e4
AG		 442 bool data)
443{
444 struct kvmppc_pte pte;
5467a97d 445 hva_t hva = *eaddr;
2f4cf5e4
AG		 446
447 vcpu->stat.ld++;
448
93b159b4 449 if (kvmppc_xlate(vcpu, *eaddr, data, false, &pte))
5467a97d
AG		 450 goto nopte;
451
452 *eaddr = pte.raddr;
2f4cf5e4
AG		 453
454 hva = kvmppc_pte_to_hva(vcpu, &pte, true);
455 if (kvm_is_error_hva(hva))
5467a97d 456 goto mmio;
2f4cf5e4
AG		 457
458 if (copy_from_user(ptr, (void __user *)hva, size)) {
459 printk(KERN_INFO "kvmppc_ld at 0x%lx failed\n", hva);
5467a97d 460 goto mmio;
2f4cf5e4
AG		 461 }
462
5467a97d 463 return EMULATE_DONE;
2f4cf5e4 464
5467a97d 465nopte:
2f4cf5e4 466 return -ENOENT;
5467a97d
AG		 467mmio:
468 return EMULATE_DO_MMIO;
2f4cf5e4 469}
2ba9f0d8 470EXPORT_SYMBOL_GPL(kvmppc_ld);
2f4cf5e4 471
2f4cf5e4
AG		 472int kvm_arch_vcpu_setup(struct kvm_vcpu *vcpu)
473{
474 return 0;
475}
476
f61c94bb
BB		 477int kvmppc_subarch_vcpu_init(struct kvm_vcpu *vcpu)
478{
479 return 0;
480}
481
482void kvmppc_subarch_vcpu_uninit(struct kvm_vcpu *vcpu)
483{
484}
485
3a167bea
AK		 486int kvm_arch_vcpu_ioctl_get_sregs(struct kvm_vcpu *vcpu,
487 struct kvm_sregs *sregs)
488{
cbbc58d4 489 return vcpu->kvm->arch.kvm_ops->get_sregs(vcpu, sregs);
3a167bea
AK		 490}
491
492int kvm_arch_vcpu_ioctl_set_sregs(struct kvm_vcpu *vcpu,
493 struct kvm_sregs *sregs)
494{
cbbc58d4 495 return vcpu->kvm->arch.kvm_ops->set_sregs(vcpu, sregs);
3a167bea
AK		 496}
497
2f4cf5e4
AG		 498int kvm_arch_vcpu_ioctl_get_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
499{
500 int i;
501
c7f38f46 502 regs->pc = kvmppc_get_pc(vcpu);
992b5b29 503 regs->cr = kvmppc_get_cr(vcpu);
c7f38f46
AG		 504 regs->ctr = kvmppc_get_ctr(vcpu);
505 regs->lr = kvmppc_get_lr(vcpu);
992b5b29 506 regs->xer = kvmppc_get_xer(vcpu);
5deb8e7a
AG		 507 regs->msr = kvmppc_get_msr(vcpu);
508 regs->srr0 = kvmppc_get_srr0(vcpu);
509 regs->srr1 = kvmppc_get_srr1(vcpu);
2f4cf5e4 510 regs->pid = vcpu->arch.pid;
5deb8e7a
AG		 511 regs->sprg0 = kvmppc_get_sprg0(vcpu);
512 regs->sprg1 = kvmppc_get_sprg1(vcpu);
513 regs->sprg2 = kvmppc_get_sprg2(vcpu);
514 regs->sprg3 = kvmppc_get_sprg3(vcpu);
515 regs->sprg4 = kvmppc_get_sprg4(vcpu);
516 regs->sprg5 = kvmppc_get_sprg5(vcpu);
517 regs->sprg6 = kvmppc_get_sprg6(vcpu);
518 regs->sprg7 = kvmppc_get_sprg7(vcpu);
2f4cf5e4
AG		 519
520 for (i = 0; i < ARRAY_SIZE(regs->gpr); i++)
8e5b26b5 521 regs->gpr[i] = kvmppc_get_gpr(vcpu, i);
2f4cf5e4
AG		 522
523 return 0;
524}
525
526int kvm_arch_vcpu_ioctl_set_regs(struct kvm_vcpu *vcpu, struct kvm_regs *regs)
527{
528 int i;
529
c7f38f46 530 kvmppc_set_pc(vcpu, regs->pc);
992b5b29 531 kvmppc_set_cr(vcpu, regs->cr);
c7f38f46
AG		 532 kvmppc_set_ctr(vcpu, regs->ctr);
533 kvmppc_set_lr(vcpu, regs->lr);
992b5b29 534 kvmppc_set_xer(vcpu, regs->xer);
2f4cf5e4 535 kvmppc_set_msr(vcpu, regs->msr);
5deb8e7a
AG		 536 kvmppc_set_srr0(vcpu, regs->srr0);
537 kvmppc_set_srr1(vcpu, regs->srr1);
538 kvmppc_set_sprg0(vcpu, regs->sprg0);
539 kvmppc_set_sprg1(vcpu, regs->sprg1);
540 kvmppc_set_sprg2(vcpu, regs->sprg2);
541 kvmppc_set_sprg3(vcpu, regs->sprg3);
542 kvmppc_set_sprg4(vcpu, regs->sprg4);
543 kvmppc_set_sprg5(vcpu, regs->sprg5);
544 kvmppc_set_sprg6(vcpu, regs->sprg6);
545 kvmppc_set_sprg7(vcpu, regs->sprg7);
2f4cf5e4 546
8e5b26b5
AG		 547 for (i = 0; i < ARRAY_SIZE(regs->gpr); i++)
548 kvmppc_set_gpr(vcpu, i, regs->gpr[i]);
2f4cf5e4
AG		 549
550 return 0;
551}
552
2f4cf5e4
AG		 553int kvm_arch_vcpu_ioctl_get_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
554{
555 return -ENOTSUPP;
556}
557
558int kvm_arch_vcpu_ioctl_set_fpu(struct kvm_vcpu *vcpu, struct kvm_fpu *fpu)
559{
560 return -ENOTSUPP;
561}
562
a136a8bd
PM		 563int kvm_vcpu_ioctl_get_one_reg(struct kvm_vcpu *vcpu, struct kvm_one_reg *reg)
564{
565 int r;
566 union kvmppc_one_reg val;
567 int size;
a8bd19ef 568 long int i;
a136a8bd
PM		 569
570 size = one_reg_size(reg->id);
571 if (size > sizeof(val))
572 return -EINVAL;
573
cbbc58d4 574 r = vcpu->kvm->arch.kvm_ops->get_one_reg(vcpu, reg->id, &val);
a136a8bd
PM		 575 if (r == -EINVAL) {
576 r = 0;
577 switch (reg->id) {
578 case KVM_REG_PPC_DAR:
5deb8e7a 579 val = get_reg_val(reg->id, kvmppc_get_dar(vcpu));
a136a8bd
PM		 580 break;
581 case KVM_REG_PPC_DSISR:
5deb8e7a 582 val = get_reg_val(reg->id, kvmppc_get_dsisr(vcpu));
a136a8bd 583 break;
a8bd19ef
PM		 584 case KVM_REG_PPC_FPR0 ... KVM_REG_PPC_FPR31:
585 i = reg->id - KVM_REG_PPC_FPR0;
efff1912 586 val = get_reg_val(reg->id, VCPU_FPR(vcpu, i));
a8bd19ef
PM		 587 break;
588 case KVM_REG_PPC_FPSCR:
efff1912 589 val = get_reg_val(reg->id, vcpu->arch.fp.fpscr);
a8bd19ef
PM		 590 break;
591#ifdef CONFIG_ALTIVEC
592 case KVM_REG_PPC_VR0 ... KVM_REG_PPC_VR31:
593 if (!cpu_has_feature(CPU_FTR_ALTIVEC)) {
594 r = -ENXIO;
595 break;
596 }
efff1912 597 val.vval = vcpu->arch.vr.vr[reg->id - KVM_REG_PPC_VR0];
a8bd19ef
PM		 598 break;
599 case KVM_REG_PPC_VSCR:
600 if (!cpu_has_feature(CPU_FTR_ALTIVEC)) {
601 r = -ENXIO;
602 break;
603 }
efff1912 604 val = get_reg_val(reg->id, vcpu->arch.vr.vscr.u[3]);
a8bd19ef 605 break;
c0867fd5
PM		 606 case KVM_REG_PPC_VRSAVE:
607 val = get_reg_val(reg->id, vcpu->arch.vrsave);
608 break;
a8bd19ef 609#endif /* CONFIG_ALTIVEC */
efff1912
PM		 610#ifdef CONFIG_VSX
611 case KVM_REG_PPC_VSR0 ... KVM_REG_PPC_VSR31:
612 if (cpu_has_feature(CPU_FTR_VSX)) {
613 long int i = reg->id - KVM_REG_PPC_VSR0;
614 val.vsxval[0] = vcpu->arch.fp.fpr[i][0];
615 val.vsxval[1] = vcpu->arch.fp.fpr[i][1];
616 } else {
617 r = -ENXIO;
618 }
619 break;
620#endif /* CONFIG_VSX */
8c32a2ea
BB		 621 case KVM_REG_PPC_DEBUG_INST: {
622 u32 opcode = INS_TW;
623 r = copy_to_user((u32 __user *)(long)reg->addr,
624 &opcode, sizeof(u32));
625 break;
626 }
8b78645c
PM		 627#ifdef CONFIG_KVM_XICS
628 case KVM_REG_PPC_ICP_STATE:
629 if (!vcpu->arch.icp) {
630 r = -ENXIO;
631 break;
632 }
633 val = get_reg_val(reg->id, kvmppc_xics_get_icp(vcpu));
634 break;
635#endif /* CONFIG_KVM_XICS */
616dff86
AG		 636 case KVM_REG_PPC_FSCR:
637 val = get_reg_val(reg->id, vcpu->arch.fscr);
638 break;
e14e7a1e
AG		 639 case KVM_REG_PPC_TAR:
640 val = get_reg_val(reg->id, vcpu->arch.tar);
641 break;
2e23f544
AG		 642 case KVM_REG_PPC_EBBHR:
643 val = get_reg_val(reg->id, vcpu->arch.ebbhr);
644 break;
645 case KVM_REG_PPC_EBBRR:
646 val = get_reg_val(reg->id, vcpu->arch.ebbrr);
647 break;
648 case KVM_REG_PPC_BESCR:
649 val = get_reg_val(reg->id, vcpu->arch.bescr);
650 break;
8f42ab27
AK		 651 case KVM_REG_PPC_VTB:
652 val = get_reg_val(reg->id, vcpu->arch.vtb);
653 break;
06da28e7
AK		 654 case KVM_REG_PPC_IC:
655 val = get_reg_val(reg->id, vcpu->arch.ic);
656 break;
a136a8bd
PM		 657 default:
658 r = -EINVAL;
659 break;
660 }
661 }
662 if (r)
663 return r;
664
665 if (copy_to_user((char __user *)(unsigned long)reg->addr, &val, size))
666 r = -EFAULT;
667
668 return r;
669}
670
671int kvm_vcpu_ioctl_set_one_reg(struct kvm_vcpu *vcpu, struct kvm_one_reg *reg)
672{
673 int r;
674 union kvmppc_one_reg val;
675 int size;
a8bd19ef 676 long int i;
a136a8bd
PM		 677
678 size = one_reg_size(reg->id);
679 if (size > sizeof(val))
680 return -EINVAL;
681
682 if (copy_from_user(&val, (char __user *)(unsigned long)reg->addr, size))
683 return -EFAULT;
684
cbbc58d4 685 r = vcpu->kvm->arch.kvm_ops->set_one_reg(vcpu, reg->id, &val);
a136a8bd
PM		 686 if (r == -EINVAL) {
687 r = 0;
688 switch (reg->id) {
689 case KVM_REG_PPC_DAR:
5deb8e7a 690 kvmppc_set_dar(vcpu, set_reg_val(reg->id, val));
a136a8bd
PM		 691 break;
692 case KVM_REG_PPC_DSISR:
5deb8e7a 693 kvmppc_set_dsisr(vcpu, set_reg_val(reg->id, val));
a136a8bd 694 break;
a8bd19ef
PM		 695 case KVM_REG_PPC_FPR0 ... KVM_REG_PPC_FPR31:
696 i = reg->id - KVM_REG_PPC_FPR0;
efff1912 697 VCPU_FPR(vcpu, i) = set_reg_val(reg->id, val);
a8bd19ef
PM		 698 break;
699 case KVM_REG_PPC_FPSCR:
efff1912 700 vcpu->arch.fp.fpscr = set_reg_val(reg->id, val);
a8bd19ef
PM		 701 break;
702#ifdef CONFIG_ALTIVEC
703 case KVM_REG_PPC_VR0 ... KVM_REG_PPC_VR31:
704 if (!cpu_has_feature(CPU_FTR_ALTIVEC)) {
705 r = -ENXIO;
706 break;
707 }
efff1912 708 vcpu->arch.vr.vr[reg->id - KVM_REG_PPC_VR0] = val.vval;
a8bd19ef
PM		 709 break;
710 case KVM_REG_PPC_VSCR:
711 if (!cpu_has_feature(CPU_FTR_ALTIVEC)) {
712 r = -ENXIO;
713 break;
714 }
efff1912 715 vcpu->arch.vr.vscr.u[3] = set_reg_val(reg->id, val);
a8bd19ef 716 break;
c0867fd5
PM		 717 case KVM_REG_PPC_VRSAVE:
718 if (!cpu_has_feature(CPU_FTR_ALTIVEC)) {
719 r = -ENXIO;
720 break;
721 }
722 vcpu->arch.vrsave = set_reg_val(reg->id, val);
723 break;
a8bd19ef 724#endif /* CONFIG_ALTIVEC */
efff1912
PM		 725#ifdef CONFIG_VSX
726 case KVM_REG_PPC_VSR0 ... KVM_REG_PPC_VSR31:
727 if (cpu_has_feature(CPU_FTR_VSX)) {
728 long int i = reg->id - KVM_REG_PPC_VSR0;
729 vcpu->arch.fp.fpr[i][0] = val.vsxval[0];
730 vcpu->arch.fp.fpr[i][1] = val.vsxval[1];
731 } else {
732 r = -ENXIO;
733 }
734 break;
735#endif /* CONFIG_VSX */
8b78645c
PM		 736#ifdef CONFIG_KVM_XICS
737 case KVM_REG_PPC_ICP_STATE:
738 if (!vcpu->arch.icp) {
739 r = -ENXIO;
740 break;
741 }
742 r = kvmppc_xics_set_icp(vcpu,
743 set_reg_val(reg->id, val));
744 break;
745#endif /* CONFIG_KVM_XICS */
616dff86
AG		 746 case KVM_REG_PPC_FSCR:
747 vcpu->arch.fscr = set_reg_val(reg->id, val);
748 break;
e14e7a1e
AG		 749 case KVM_REG_PPC_TAR:
750 vcpu->arch.tar = set_reg_val(reg->id, val);
751 break;
2e23f544
AG		 752 case KVM_REG_PPC_EBBHR:
753 vcpu->arch.ebbhr = set_reg_val(reg->id, val);
754 break;
755 case KVM_REG_PPC_EBBRR:
756 vcpu->arch.ebbrr = set_reg_val(reg->id, val);
757 break;
758 case KVM_REG_PPC_BESCR:
759 vcpu->arch.bescr = set_reg_val(reg->id, val);
760 break;
8f42ab27
AK		 761 case KVM_REG_PPC_VTB:
762 vcpu->arch.vtb = set_reg_val(reg->id, val);
763 break;
06da28e7
AK		 764 case KVM_REG_PPC_IC:
765 vcpu->arch.ic = set_reg_val(reg->id, val);
766 break;
a136a8bd
PM		 767 default:
768 r = -EINVAL;
769 break;
770 }
771 }
772
773 return r;
774}
775
3a167bea
AK		 776void kvmppc_core_vcpu_load(struct kvm_vcpu *vcpu, int cpu)
777{
cbbc58d4 778 vcpu->kvm->arch.kvm_ops->vcpu_load(vcpu, cpu);
3a167bea
AK		 779}
780
781void kvmppc_core_vcpu_put(struct kvm_vcpu *vcpu)
782{
cbbc58d4 783 vcpu->kvm->arch.kvm_ops->vcpu_put(vcpu);
3a167bea
AK		 784}
785
786void kvmppc_set_msr(struct kvm_vcpu *vcpu, u64 msr)
787{
cbbc58d4 788 vcpu->kvm->arch.kvm_ops->set_msr(vcpu, msr);
3a167bea 789}
2ba9f0d8 790EXPORT_SYMBOL_GPL(kvmppc_set_msr);
3a167bea
AK		 791
792int kvmppc_vcpu_run(struct kvm_run *kvm_run, struct kvm_vcpu *vcpu)
793{
cbbc58d4 794 return vcpu->kvm->arch.kvm_ops->vcpu_run(kvm_run, vcpu);
3a167bea
AK		 795}
796
2f4cf5e4
AG		 797int kvm_arch_vcpu_ioctl_translate(struct kvm_vcpu *vcpu,
798 struct kvm_translation *tr)
799{
800 return 0;
801}
802
092d62ee
BB		 803int kvm_arch_vcpu_ioctl_set_guest_debug(struct kvm_vcpu *vcpu,
804 struct kvm_guest_debug *dbg)
805{
806 return -EINVAL;
807}
808
dfd4d47e
SW		 809void kvmppc_decrementer_func(unsigned long data)
810{
811 struct kvm_vcpu *vcpu = (struct kvm_vcpu *)data;
812
813 kvmppc_core_queue_dec(vcpu);
814 kvm_vcpu_kick(vcpu);
815}
3a167bea
AK		 816
817struct kvm_vcpu *kvmppc_core_vcpu_create(struct kvm *kvm, unsigned int id)
818{
cbbc58d4 819 return kvm->arch.kvm_ops->vcpu_create(kvm, id);
3a167bea
AK		 820}
821
822void kvmppc_core_vcpu_free(struct kvm_vcpu *vcpu)
823{
cbbc58d4 824 vcpu->kvm->arch.kvm_ops->vcpu_free(vcpu);
3a167bea
AK		 825}
826
827int kvmppc_core_check_requests(struct kvm_vcpu *vcpu)
828{
cbbc58d4 829 return vcpu->kvm->arch.kvm_ops->check_requests(vcpu);
3a167bea
AK		 830}
831
832int kvm_vm_ioctl_get_dirty_log(struct kvm *kvm, struct kvm_dirty_log *log)
833{
cbbc58d4 834 return kvm->arch.kvm_ops->get_dirty_log(kvm, log);
3a167bea
AK		 835}
836
5587027c 837void kvmppc_core_free_memslot(struct kvm *kvm, struct kvm_memory_slot *free,
3a167bea
AK		 838 struct kvm_memory_slot *dont)
839{
cbbc58d4 840 kvm->arch.kvm_ops->free_memslot(free, dont);
3a167bea
AK		 841}
842
5587027c 843int kvmppc_core_create_memslot(struct kvm *kvm, struct kvm_memory_slot *slot,
3a167bea
AK		 844 unsigned long npages)
845{
cbbc58d4 846 return kvm->arch.kvm_ops->create_memslot(slot, npages);
3a167bea
AK		 847}
848
849void kvmppc_core_flush_memslot(struct kvm *kvm, struct kvm_memory_slot *memslot)
850{
cbbc58d4 851 kvm->arch.kvm_ops->flush_memslot(kvm, memslot);
3a167bea
AK		 852}
853
854int kvmppc_core_prepare_memory_region(struct kvm *kvm,
855 struct kvm_memory_slot *memslot,
856 struct kvm_userspace_memory_region *mem)
857{
cbbc58d4 858 return kvm->arch.kvm_ops->prepare_memory_region(kvm, memslot, mem);
3a167bea
AK		 859}
860
861void kvmppc_core_commit_memory_region(struct kvm *kvm,
862 struct kvm_userspace_memory_region *mem,
863 const struct kvm_memory_slot *old)
864{
cbbc58d4 865 kvm->arch.kvm_ops->commit_memory_region(kvm, mem, old);
3a167bea
AK		 866}
867
868int kvm_unmap_hva(struct kvm *kvm, unsigned long hva)
869{
cbbc58d4 870 return kvm->arch.kvm_ops->unmap_hva(kvm, hva);
3a167bea 871}
2ba9f0d8 872EXPORT_SYMBOL_GPL(kvm_unmap_hva);
3a167bea
AK		 873
874int kvm_unmap_hva_range(struct kvm *kvm, unsigned long start, unsigned long end)
875{
cbbc58d4 876 return kvm->arch.kvm_ops->unmap_hva_range(kvm, start, end);
3a167bea
AK		 877}
878
879int kvm_age_hva(struct kvm *kvm, unsigned long hva)
880{
cbbc58d4 881 return kvm->arch.kvm_ops->age_hva(kvm, hva);
3a167bea
AK		 882}
883
884int kvm_test_age_hva(struct kvm *kvm, unsigned long hva)
885{
cbbc58d4 886 return kvm->arch.kvm_ops->test_age_hva(kvm, hva);
3a167bea
AK		 887}
888
889void kvm_set_spte_hva(struct kvm *kvm, unsigned long hva, pte_t pte)
890{
cbbc58d4 891 kvm->arch.kvm_ops->set_spte_hva(kvm, hva, pte);
3a167bea
AK		 892}
893
894void kvmppc_mmu_destroy(struct kvm_vcpu *vcpu)
895{
cbbc58d4 896 vcpu->kvm->arch.kvm_ops->mmu_destroy(vcpu);
3a167bea
AK		 897}
898
899int kvmppc_core_init_vm(struct kvm *kvm)
900{
901
902#ifdef CONFIG_PPC64
903 INIT_LIST_HEAD(&kvm->arch.spapr_tce_tables);
904 INIT_LIST_HEAD(&kvm->arch.rtas_tokens);
905#endif
906
cbbc58d4 907 return kvm->arch.kvm_ops->init_vm(kvm);
3a167bea
AK		 908}
909
910void kvmppc_core_destroy_vm(struct kvm *kvm)
911{
cbbc58d4 912 kvm->arch.kvm_ops->destroy_vm(kvm);
3a167bea
AK		 913
914#ifdef CONFIG_PPC64
915 kvmppc_rtas_tokens_free(kvm);
916 WARN_ON(!list_empty(&kvm->arch.spapr_tce_tables));
917#endif
918}
919
920int kvmppc_core_check_processor_compat(void)
921{
cbbc58d4
AK		 922 /*
923 * We always return 0 for book3s. We check
924 * for compatability while loading the HV
925 * or PR module
926 */
927 return 0;
928}
929
ae2113a4
PM		 930int kvmppc_book3s_hcall_implemented(struct kvm *kvm, unsigned long hcall)
931{
932 return kvm->arch.kvm_ops->hcall_implemented(hcall);
933}
934
cbbc58d4
AK		 935static int kvmppc_book3s_init(void)
936{
937 int r;
938
939 r = kvm_init(NULL, sizeof(struct kvm_vcpu), 0, THIS_MODULE);
940 if (r)
941 return r;
ab78475c 942#ifdef CONFIG_KVM_BOOK3S_32_HANDLER
cbbc58d4
AK		 943 r = kvmppc_book3s_init_pr();
944#endif
945 return r;
946
947}
948
949static void kvmppc_book3s_exit(void)
950{
ab78475c 951#ifdef CONFIG_KVM_BOOK3S_32_HANDLER
cbbc58d4
AK		 952 kvmppc_book3s_exit_pr();
953#endif
954 kvm_exit();
3a167bea 955}
cbbc58d4
AK		 956
957module_init(kvmppc_book3s_init);
958module_exit(kvmppc_book3s_exit);
398a76c6
AG		 959
960/* On 32bit this is our one and only kernel module */
ab78475c 961#ifdef CONFIG_KVM_BOOK3S_32_HANDLER
398a76c6
AG		 962MODULE_ALIAS_MISCDEV(KVM_MINOR);
963MODULE_ALIAS("devname:kvm");
964#endif
Linux 6.x block layer and io_uring tree(s)