[PATCH] powerpc: Reroute interrupts from 0 + offset to PHYSICAL_START + offset
[linux-2.6-block.git] / arch / powerpc / kernel / setup_64.c
CommitLineData
40ef8cbc
PM
1/*
2 *
3 * Common boot and setup code.
4 *
5 * Copyright (C) 2001 PPC64 Team, IBM Corp
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License
9 * as published by the Free Software Foundation; either version
10 * 2 of the License, or (at your option) any later version.
11 */
12
13#undef DEBUG
14
15#include <linux/config.h>
16#include <linux/module.h>
17#include <linux/string.h>
18#include <linux/sched.h>
19#include <linux/init.h>
20#include <linux/kernel.h>
21#include <linux/reboot.h>
22#include <linux/delay.h>
23#include <linux/initrd.h>
24#include <linux/ide.h>
25#include <linux/seq_file.h>
26#include <linux/ioport.h>
27#include <linux/console.h>
28#include <linux/utsname.h>
29#include <linux/tty.h>
30#include <linux/root_dev.h>
31#include <linux/notifier.h>
32#include <linux/cpu.h>
33#include <linux/unistd.h>
34#include <linux/serial.h>
35#include <linux/serial_8250.h>
36#include <asm/io.h>
0cc4746c 37#include <asm/kdump.h>
40ef8cbc
PM
38#include <asm/prom.h>
39#include <asm/processor.h>
40#include <asm/pgtable.h>
40ef8cbc
PM
41#include <asm/smp.h>
42#include <asm/elf.h>
43#include <asm/machdep.h>
44#include <asm/paca.h>
40ef8cbc
PM
45#include <asm/time.h>
46#include <asm/cputable.h>
47#include <asm/sections.h>
48#include <asm/btext.h>
49#include <asm/nvram.h>
50#include <asm/setup.h>
51#include <asm/system.h>
52#include <asm/rtas.h>
53#include <asm/iommu.h>
54#include <asm/serial.h>
55#include <asm/cache.h>
56#include <asm/page.h>
57#include <asm/mmu.h>
58#include <asm/lmb.h>
f218aab5 59#include <asm/iseries/it_lp_naca.h>
40ef8cbc 60#include <asm/firmware.h>
f78541dc 61#include <asm/xmon.h>
dcad47fc 62#include <asm/udbg.h>
593e537b 63#include <asm/kexec.h>
40ef8cbc 64
66ba135c
SR
65#include "setup.h"
66
40ef8cbc
PM
67#ifdef DEBUG
68#define DBG(fmt...) udbg_printf(fmt)
69#else
70#define DBG(fmt...)
71#endif
72
73/*
74 * Here are some early debugging facilities. You can enable one
75 * but your kernel will not boot on anything else if you do so
76 */
77
78/* This one is for use on LPAR machines that support an HVC console
79 * on vterm 0
80 */
81extern void udbg_init_debug_lpar(void);
82/* This one is for use on Apple G5 machines
83 */
84extern void udbg_init_pmac_realmode(void);
85/* That's RTAS panel debug */
86extern void call_rtas_display_status_delay(unsigned char c);
87/* Here's maple real mode debug */
88extern void udbg_init_maple_realmode(void);
89
90#define EARLY_DEBUG_INIT() do {} while(0)
91
92#if 0
93#define EARLY_DEBUG_INIT() udbg_init_debug_lpar()
94#define EARLY_DEBUG_INIT() udbg_init_maple_realmode()
95#define EARLY_DEBUG_INIT() udbg_init_pmac_realmode()
96#define EARLY_DEBUG_INIT() \
97 do { udbg_putc = call_rtas_display_status_delay; } while(0)
98#endif
99
40ef8cbc
PM
100int have_of = 1;
101int boot_cpuid = 0;
102int boot_cpuid_phys = 0;
103dev_t boot_dev;
104u64 ppc64_pft_size;
105
dabcafd3
OJ
106/* Pick defaults since we might want to patch instructions
107 * before we've read this from the device tree.
108 */
109struct ppc64_caches ppc64_caches = {
110 .dline_size = 0x80,
111 .log_dline_size = 7,
112 .iline_size = 0x80,
113 .log_iline_size = 7
114};
40ef8cbc
PM
115EXPORT_SYMBOL_GPL(ppc64_caches);
116
117/*
118 * These are used in binfmt_elf.c to put aux entries on the stack
119 * for each elf executable being started.
120 */
121int dcache_bsize;
122int icache_bsize;
123int ucache_bsize;
124
125/* The main machine-dep calls structure
126 */
127struct machdep_calls ppc_md;
128EXPORT_SYMBOL(ppc_md);
129
130#ifdef CONFIG_MAGIC_SYSRQ
131unsigned long SYSRQ_KEY;
132#endif /* CONFIG_MAGIC_SYSRQ */
133
134
135static int ppc64_panic_event(struct notifier_block *, unsigned long, void *);
136static struct notifier_block ppc64_panic_block = {
137 .notifier_call = ppc64_panic_event,
138 .priority = INT_MIN /* may not return; must be done last */
139};
140
40ef8cbc
PM
141#ifdef CONFIG_SMP
142
143static int smt_enabled_cmdline;
144
145/* Look for ibm,smt-enabled OF option */
146static void check_smt_enabled(void)
147{
148 struct device_node *dn;
149 char *smt_option;
150
151 /* Allow the command line to overrule the OF option */
152 if (smt_enabled_cmdline)
153 return;
154
155 dn = of_find_node_by_path("/options");
156
157 if (dn) {
158 smt_option = (char *)get_property(dn, "ibm,smt-enabled", NULL);
159
160 if (smt_option) {
161 if (!strcmp(smt_option, "on"))
162 smt_enabled_at_boot = 1;
163 else if (!strcmp(smt_option, "off"))
164 smt_enabled_at_boot = 0;
165 }
166 }
167}
168
169/* Look for smt-enabled= cmdline option */
170static int __init early_smt_enabled(char *p)
171{
172 smt_enabled_cmdline = 1;
173
174 if (!p)
175 return 0;
176
177 if (!strcmp(p, "on") || !strcmp(p, "1"))
178 smt_enabled_at_boot = 1;
179 else if (!strcmp(p, "off") || !strcmp(p, "0"))
180 smt_enabled_at_boot = 0;
181
182 return 0;
183}
184early_param("smt-enabled", early_smt_enabled);
185
5ad57078
PM
186#else
187#define check_smt_enabled()
40ef8cbc
PM
188#endif /* CONFIG_SMP */
189
190extern struct machdep_calls pSeries_md;
191extern struct machdep_calls pmac_md;
192extern struct machdep_calls maple_md;
f3f66f59 193extern struct machdep_calls cell_md;
40ef8cbc
PM
194extern struct machdep_calls iseries_md;
195
196/* Ultimately, stuff them in an elf section like initcalls... */
197static struct machdep_calls __initdata *machines[] = {
198#ifdef CONFIG_PPC_PSERIES
199 &pSeries_md,
200#endif /* CONFIG_PPC_PSERIES */
201#ifdef CONFIG_PPC_PMAC
202 &pmac_md,
203#endif /* CONFIG_PPC_PMAC */
204#ifdef CONFIG_PPC_MAPLE
205 &maple_md,
206#endif /* CONFIG_PPC_MAPLE */
f3f66f59
AB
207#ifdef CONFIG_PPC_CELL
208 &cell_md,
40ef8cbc
PM
209#endif
210#ifdef CONFIG_PPC_ISERIES
211 &iseries_md,
212#endif
213 NULL
214};
215
216/*
217 * Early initialization entry point. This is called by head.S
218 * with MMU translation disabled. We rely on the "feature" of
219 * the CPU that ignores the top 2 bits of the address in real
220 * mode so we can access kernel globals normally provided we
221 * only toy with things in the RMO region. From here, we do
222 * some early parsing of the device-tree to setup out LMB
223 * data structures, and allocate & initialize the hash table
224 * and segment tables so we can start running with translation
225 * enabled.
226 *
227 * It is this function which will call the probe() callback of
228 * the various platform types and copy the matching one to the
229 * global ppc_md structure. Your platform can eventually do
230 * some very early initializations from the probe() routine, but
231 * this is not recommended, be very careful as, for example, the
232 * device-tree is not accessible via normal means at this point.
233 */
234
235void __init early_setup(unsigned long dt_ptr)
236{
237 struct paca_struct *lpaca = get_paca();
238 static struct machdep_calls **mach;
239
240 /*
241 * Enable early debugging if any specified (see top of
242 * this file)
243 */
244 EARLY_DEBUG_INIT();
245
246 DBG(" -> early_setup()\n");
247
40ef8cbc
PM
248 /*
249 * Do early initializations using the flattened device
250 * tree, like retreiving the physical memory map or
251 * calculating/retreiving the hash table size
252 */
253 early_init_devtree(__va(dt_ptr));
254
255 /*
256 * Iterate all ppc_md structures until we find the proper
257 * one for the current machine type
258 */
799d6046 259 DBG("Probing machine type for platform %x...\n", _machine);
40ef8cbc
PM
260
261 for (mach = machines; *mach; mach++) {
799d6046 262 if ((*mach)->probe(_machine))
40ef8cbc
PM
263 break;
264 }
265 /* What can we do if we didn't find ? */
266 if (*mach == NULL) {
267 DBG("No suitable machine found !\n");
268 for (;;);
269 }
270 ppc_md = **mach;
271
0cc4746c
ME
272#ifdef CONFIG_CRASH_DUMP
273 kdump_setup();
274#endif
275
40ef8cbc
PM
276 DBG("Found, Initializing memory management...\n");
277
278 /*
3c726f8d
BH
279 * Initialize the MMU Hash table and create the linear mapping
280 * of memory. Has to be done before stab/slb initialization as
281 * this is currently where the page size encoding is obtained
40ef8cbc 282 */
3c726f8d 283 htab_initialize();
40ef8cbc
PM
284
285 /*
3c726f8d 286 * Initialize stab / SLB management except on iSeries
40ef8cbc 287 */
3c726f8d
BH
288 if (!firmware_has_feature(FW_FEATURE_ISERIES)) {
289 if (cpu_has_feature(CPU_FTR_SLB))
290 slb_initialize();
291 else
292 stab_initialize(lpaca->stab_real);
293 }
40ef8cbc
PM
294
295 DBG(" <- early_setup()\n");
296}
297
799d6046
PM
298#ifdef CONFIG_SMP
299void early_setup_secondary(void)
300{
301 struct paca_struct *lpaca = get_paca();
302
303 /* Mark enabled in PACA */
304 lpaca->proc_enabled = 0;
305
306 /* Initialize hash table for that CPU */
307 htab_initialize_secondary();
308
309 /* Initialize STAB/SLB. We use a virtual address as it works
310 * in real mode on pSeries and we want a virutal address on
311 * iSeries anyway
312 */
313 if (cpu_has_feature(CPU_FTR_SLB))
314 slb_initialize();
315 else
316 stab_initialize(lpaca->stab_addr);
317}
318
319#endif /* CONFIG_SMP */
40ef8cbc 320
b8f51021
ME
321#if defined(CONFIG_SMP) || defined(CONFIG_KEXEC)
322void smp_release_cpus(void)
323{
324 extern unsigned long __secondary_hold_spinloop;
325
326 DBG(" -> smp_release_cpus()\n");
327
328 /* All secondary cpus are spinning on a common spinloop, release them
329 * all now so they can start to spin on their individual paca
330 * spinloops. For non SMP kernels, the secondary cpus never get out
331 * of the common spinloop.
332 * This is useless but harmless on iSeries, secondaries are already
333 * waiting on their paca spinloops. */
334
335 __secondary_hold_spinloop = 1;
336 mb();
337
338 DBG(" <- smp_release_cpus()\n");
339}
5ad57078
PM
340#else
341#define smp_release_cpus()
b8f51021
ME
342#endif /* CONFIG_SMP || CONFIG_KEXEC */
343
40ef8cbc 344/*
799d6046
PM
345 * Initialize some remaining members of the ppc64_caches and systemcfg
346 * structures
40ef8cbc
PM
347 * (at least until we get rid of them completely). This is mostly some
348 * cache informations about the CPU that will be used by cache flush
349 * routines and/or provided to userland
350 */
351static void __init initialize_cache_info(void)
352{
353 struct device_node *np;
354 unsigned long num_cpus = 0;
355
356 DBG(" -> initialize_cache_info()\n");
357
358 for (np = NULL; (np = of_find_node_by_type(np, "cpu"));) {
359 num_cpus += 1;
360
361 /* We're assuming *all* of the CPUs have the same
362 * d-cache and i-cache sizes... -Peter
363 */
364
365 if ( num_cpus == 1 ) {
366 u32 *sizep, *lsizep;
367 u32 size, lsize;
368 const char *dc, *ic;
369
370 /* Then read cache informations */
799d6046 371 if (_machine == PLATFORM_POWERMAC) {
40ef8cbc
PM
372 dc = "d-cache-block-size";
373 ic = "i-cache-block-size";
374 } else {
375 dc = "d-cache-line-size";
376 ic = "i-cache-line-size";
377 }
378
379 size = 0;
380 lsize = cur_cpu_spec->dcache_bsize;
381 sizep = (u32 *)get_property(np, "d-cache-size", NULL);
382 if (sizep != NULL)
383 size = *sizep;
384 lsizep = (u32 *) get_property(np, dc, NULL);
385 if (lsizep != NULL)
386 lsize = *lsizep;
387 if (sizep == 0 || lsizep == 0)
388 DBG("Argh, can't find dcache properties ! "
389 "sizep: %p, lsizep: %p\n", sizep, lsizep);
390
a7f290da
BH
391 ppc64_caches.dsize = size;
392 ppc64_caches.dline_size = lsize;
40ef8cbc
PM
393 ppc64_caches.log_dline_size = __ilog2(lsize);
394 ppc64_caches.dlines_per_page = PAGE_SIZE / lsize;
395
396 size = 0;
397 lsize = cur_cpu_spec->icache_bsize;
398 sizep = (u32 *)get_property(np, "i-cache-size", NULL);
399 if (sizep != NULL)
400 size = *sizep;
401 lsizep = (u32 *)get_property(np, ic, NULL);
402 if (lsizep != NULL)
403 lsize = *lsizep;
404 if (sizep == 0 || lsizep == 0)
405 DBG("Argh, can't find icache properties ! "
406 "sizep: %p, lsizep: %p\n", sizep, lsizep);
407
a7f290da
BH
408 ppc64_caches.isize = size;
409 ppc64_caches.iline_size = lsize;
40ef8cbc
PM
410 ppc64_caches.log_iline_size = __ilog2(lsize);
411 ppc64_caches.ilines_per_page = PAGE_SIZE / lsize;
412 }
413 }
414
40ef8cbc
PM
415 DBG(" <- initialize_cache_info()\n");
416}
417
40ef8cbc
PM
418
419/*
420 * Do some initial setup of the system. The parameters are those which
421 * were passed in from the bootloader.
422 */
423void __init setup_system(void)
424{
425 DBG(" -> setup_system()\n");
426
427 /*
428 * Unflatten the device-tree passed by prom_init or kexec
429 */
430 unflatten_device_tree();
431
593e537b
ME
432#ifdef CONFIG_KEXEC
433 kexec_setup(); /* requires unflattened device tree. */
434#endif
435
40ef8cbc
PM
436 /*
437 * Fill the ppc64_caches & systemcfg structures with informations
438 * retreived from the device-tree. Need to be called before
439 * finish_device_tree() since the later requires some of the
440 * informations filled up here to properly parse the interrupt
441 * tree.
442 * It also sets up the cache line sizes which allows to call
443 * routines like flush_icache_range (used by the hash init
444 * later on).
445 */
446 initialize_cache_info();
447
448#ifdef CONFIG_PPC_RTAS
449 /*
450 * Initialize RTAS if available
451 */
452 rtas_initialize();
453#endif /* CONFIG_PPC_RTAS */
40ef8cbc
PM
454
455 /*
456 * Check if we have an initrd provided via the device-tree
457 */
458 check_for_initrd();
40ef8cbc
PM
459
460 /*
461 * Do some platform specific early initializations, that includes
462 * setting up the hash table pointers. It also sets up some interrupt-mapping
463 * related options that will be used by finish_device_tree()
464 */
465 ppc_md.init_early();
40ef8cbc 466
463ce0e1
BH
467 /*
468 * We can discover serial ports now since the above did setup the
469 * hash table management for us, thus ioremap works. We do that early
470 * so that further code can be debugged
471 */
472#ifdef CONFIG_PPC_MULTIPLATFORM
473 find_legacy_serial_ports();
474#endif
475
40ef8cbc
PM
476 /*
477 * "Finish" the device-tree, that is do the actual parsing of
478 * some of the properties like the interrupt map
479 */
480 finish_device_tree();
40ef8cbc
PM
481
482 /*
483 * Initialize xmon
484 */
485#ifdef CONFIG_XMON_DEFAULT
486 xmon_init(1);
487#endif
40ef8cbc
PM
488 /*
489 * Register early console
490 */
491 register_early_udbg_console();
40ef8cbc
PM
492
493 /* Save unparsed command line copy for /proc/cmdline */
494 strlcpy(saved_command_line, cmd_line, COMMAND_LINE_SIZE);
495
496 parse_early_param();
40ef8cbc 497
5ad57078
PM
498 check_smt_enabled();
499 smp_setup_cpu_maps();
40ef8cbc
PM
500
501 /* Release secondary cpus out of their spinloops at 0x60 now that
502 * we can map physical -> logical CPU ids
503 */
504 smp_release_cpus();
40ef8cbc
PM
505
506 printk("Starting Linux PPC64 %s\n", system_utsname.version);
507
508 printk("-----------------------------------------------------\n");
509 printk("ppc64_pft_size = 0x%lx\n", ppc64_pft_size);
a7f290da
BH
510 printk("ppc64_interrupt_controller = 0x%ld\n",
511 ppc64_interrupt_controller);
512 printk("platform = 0x%x\n", _machine);
513 printk("physicalMemorySize = 0x%lx\n", lmb_phys_mem_size());
40ef8cbc 514 printk("ppc64_caches.dcache_line_size = 0x%x\n",
a7f290da 515 ppc64_caches.dline_size);
40ef8cbc 516 printk("ppc64_caches.icache_line_size = 0x%x\n",
a7f290da 517 ppc64_caches.iline_size);
40ef8cbc
PM
518 printk("htab_address = 0x%p\n", htab_address);
519 printk("htab_hash_mask = 0x%lx\n", htab_hash_mask);
398ab1fc
ME
520#if PHYSICAL_START > 0
521 printk("physical_start = 0x%x\n", PHYSICAL_START);
522#endif
40ef8cbc 523 printk("-----------------------------------------------------\n");
40ef8cbc
PM
524
525 mm_init_ppc64();
40ef8cbc
PM
526
527 DBG(" <- setup_system()\n");
528}
529
40ef8cbc
PM
530static int ppc64_panic_event(struct notifier_block *this,
531 unsigned long event, void *ptr)
532{
533 ppc_md.panic((char *)ptr); /* May not return */
534 return NOTIFY_DONE;
535}
536
40ef8cbc
PM
537#ifdef CONFIG_IRQSTACKS
538static void __init irqstack_early_init(void)
539{
540 unsigned int i;
541
542 /*
543 * interrupt stacks must be under 256MB, we cannot afford to take
544 * SLB misses on them.
545 */
546 for_each_cpu(i) {
3c726f8d
BH
547 softirq_ctx[i] = (struct thread_info *)
548 __va(lmb_alloc_base(THREAD_SIZE,
549 THREAD_SIZE, 0x10000000));
550 hardirq_ctx[i] = (struct thread_info *)
551 __va(lmb_alloc_base(THREAD_SIZE,
552 THREAD_SIZE, 0x10000000));
40ef8cbc
PM
553 }
554}
555#else
556#define irqstack_early_init()
557#endif
558
559/*
560 * Stack space used when we detect a bad kernel stack pointer, and
561 * early in SMP boots before relocation is enabled.
562 */
563static void __init emergency_stack_init(void)
564{
565 unsigned long limit;
566 unsigned int i;
567
568 /*
569 * Emergency stacks must be under 256MB, we cannot afford to take
570 * SLB misses on them. The ABI also requires them to be 128-byte
571 * aligned.
572 *
573 * Since we use these as temporary stacks during secondary CPU
574 * bringup, we need to get at them in real mode. This means they
575 * must also be within the RMO region.
576 */
577 limit = min(0x10000000UL, lmb.rmo_size);
578
579 for_each_cpu(i)
3c726f8d
BH
580 paca[i].emergency_sp =
581 __va(lmb_alloc_base(HW_PAGE_SIZE, 128, limit)) + HW_PAGE_SIZE;
40ef8cbc
PM
582}
583
40ef8cbc
PM
584/*
585 * Called into from start_kernel, after lock_kernel has been called.
586 * Initializes bootmem, which is unsed to manage page allocation until
587 * mem_init is called.
588 */
589void __init setup_arch(char **cmdline_p)
590{
591 extern void do_init_bootmem(void);
592
40ef8cbc
PM
593 ppc64_boot_msg(0x12, "Setup Arch");
594
595 *cmdline_p = cmd_line;
596
597 /*
598 * Set cache line size based on type of cpu as a default.
599 * Systems with OF can look in the properties on the cpu node(s)
600 * for a possibly more accurate value.
601 */
602 dcache_bsize = ppc64_caches.dline_size;
603 icache_bsize = ppc64_caches.iline_size;
604
605 /* reboot on panic */
606 panic_timeout = 180;
40ef8cbc
PM
607
608 if (ppc_md.panic)
609 notifier_chain_register(&panic_notifier_list, &ppc64_panic_block);
610
611 init_mm.start_code = PAGE_OFFSET;
612 init_mm.end_code = (unsigned long) _etext;
613 init_mm.end_data = (unsigned long) _edata;
614 init_mm.brk = klimit;
615
616 irqstack_early_init();
617 emergency_stack_init();
618
40ef8cbc
PM
619 stabs_alloc();
620
621 /* set up the bootmem stuff with available memory */
622 do_init_bootmem();
623 sparse_init();
624
0458060c
PM
625#ifdef CONFIG_DUMMY_CONSOLE
626 conswitchp = &dummy_con;
627#endif
628
40ef8cbc
PM
629 ppc_md.setup_arch();
630
631 /* Use the default idle loop if the platform hasn't provided one. */
632 if (NULL == ppc_md.idle_loop) {
633 ppc_md.idle_loop = default_idle;
634 printk(KERN_INFO "Using default idle loop\n");
635 }
636
637 paging_init();
638 ppc64_boot_msg(0x15, "Setup Done");
639}
640
641
642/* ToDo: do something useful if ppc_md is not yet setup. */
643#define PPC64_LINUX_FUNCTION 0x0f000000
644#define PPC64_IPL_MESSAGE 0xc0000000
645#define PPC64_TERM_MESSAGE 0xb0000000
646
647static void ppc64_do_msg(unsigned int src, const char *msg)
648{
649 if (ppc_md.progress) {
650 char buf[128];
651
652 sprintf(buf, "%08X\n", src);
653 ppc_md.progress(buf, 0);
654 snprintf(buf, 128, "%s", msg);
655 ppc_md.progress(buf, 0);
656 }
657}
658
659/* Print a boot progress message. */
660void ppc64_boot_msg(unsigned int src, const char *msg)
661{
662 ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_IPL_MESSAGE|src, msg);
663 printk("[boot]%04x %s\n", src, msg);
664}
665
666/* Print a termination message (print only -- does not stop the kernel) */
667void ppc64_terminate_msg(unsigned int src, const char *msg)
668{
669 ppc64_do_msg(PPC64_LINUX_FUNCTION|PPC64_TERM_MESSAGE|src, msg);
670 printk("[terminate]%04x %s\n", src, msg);
671}
672
40ef8cbc
PM
673int check_legacy_ioport(unsigned long base_port)
674{
675 if (ppc_md.check_legacy_ioport == NULL)
676 return 0;
677 return ppc_md.check_legacy_ioport(base_port);
678}
679EXPORT_SYMBOL(check_legacy_ioport);
680
40ef8cbc
PM
681void cpu_die(void)
682{
683 if (ppc_md.cpu_die)
684 ppc_md.cpu_die();
685}